Texas Instruments LP5952LC-1.3/NOPB
- Part No.:
- LP5952LC-1.3/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFDFN
- Datasheet:
-
LP5952LC-1.3/NOPB.pdf
- Description:
- IC REG LINEAR 1.3V 350MA 6USON
- Quantity:
- Payment:

- Shipping:

Inventory:2,595
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP5952LC-1.3/NOPB from Texas Instruments is a dual-rail linear regulator designed for ultralow-voltage post-regulation in battery-powered systems, delivering a fixed 1.3 V output at up to 350 mA. It operates with two independent supply rails: VBATT (2.5–5.5 V) powers internal circuitry, while VIN (0.7–4.5 V) feeds the pass device - with VIN strictly ≤ VBATT. It targets Li-Ion or 3-cell NiMH/NiCd battery applications requiring low dropout, fast transient response (±15 mV load step), and ultra-low quiescent current (50 µA from VBATT, 10 µA from VIN).
For engineers reviewing the LP5952LC-1.3/NOPB datasheet, LP5952LC-1.3/NOPB pinout, LP5952LC-1.3/NOPB application, or LP5952LC-1.3/NOPB equivalent, key selection considerations include dual-supply sequencing constraints, 1.3 V fixed-output stability under no-load conditions, dropout voltage of 1.07 V (DSBGA) at 350 mA, thermal shutdown at 165°C, and compatibility with 2.2 µF ceramic output capacitance.
Technical Context
The LP5952LC-1.3/NOPB implements an NFET-based pass architecture with separate bias (VBATT) and power input (VIN) rails, enforcing strict VIN ≤ VBATT operation to prevent latch-up or overstress. Its internal reference and error amplifier maintain regulation across –40°C to +125°C junction temperature, with integrated thermal shutdown (165°C trip, 20°C hysteresis) and short-circuit current limiting.
It features dual-path power supply rejection: >90 dB PSRR at 100 Hz on VIN and >65 dB on VBATT, enabling clean regulation despite noisy DC-DC pre-regulator outputs or fluctuating battery voltage. Startup time is 70–150 µs, and reverse current protection relies on external Schottky diode if VOUT exceeds VIN by >50 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.3 V ±2% - ensures stable core voltage for low-power logic or RF ICs without external feedback. |
| Max Output Current | 350 mA - supports moderate digital loads such as baseband processors or sensor hubs in portable devices. |
| VIN Range | 0.7 V to 4.5 V - enables use after buck converters with low output voltages (e.g., 1.8 V or 1.5 V rails). |
| VBATT Range | 2.5 V to 5.5 V - compatible with single Li-Ion (2.7–4.2 V) or 3-cell NiMH/NiCd (3.6–4.5 V) batteries. |
| Dropout Voltage (350 mA) | 1.07 V (DSBGA) - defines minimum VBATT–VOUT differential required to sustain regulation; impacts battery runtime near end-of-discharge. |
| Quiescent Current | 50 µA from VBATT, 10 µA from VIN - minimizes standby power loss in always-on subsystems like RTC or memory retention. |
| Noise | 100 µVRMS (10 Hz–100 kHz) - suitable for noise-sensitive analog circuits including ADC references or PLL supplies. |
Pinout & Package
The LP5952LC-1.3/NOPB is packaged in a 5-pin DSBGA (YZR) with 1.326 mm × 0.96 mm body size. Pin assignment is validated per TI SNVS469F Rev F: BATT (C1), GND (B2), IN (A1), OUT (A3), EN (C3). NC pin is absent in this variant - all five pins are functional.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BATT | Bias supply input | Provides power to internal control circuitry; must be ≥ VIN and within 2.5–5.5 V; not current-limited for regulation path. |
| GND | Analog/digital ground reference | Common return for all supplies and output; requires low-impedance connection to minimize noise coupling and ensure PSRR performance. |
| IN | Power input to pass device | Feeds the NFET source; VIN must never exceed VBATT; dropout behavior defined relative to this rail. |
| OUT | Regulated output | Delivers fixed 1.3 V; requires 2.2 µF ceramic capacitor (3–300 mΩ ESR) for stability and transient response. |
| EN | Enable logic input | Active-high control: VIH ≥ 1 V enables regulation; VIL ≤ 0.4 V disables output and reduces VBATT current to 0.1 µA. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture | Separates bias (VBATT) and power (VIN) paths to enable ultralow-input-voltage operation while maintaining robust internal functionality. |
| No-load stability | Maintains regulation with zero output current - critical for CMOS RAM keep-alive or always-on sensor interfaces. |
| Fast startup | 70–150 µs turn-on time with controlled inrush (<120 mA typical) prevents system brownout during power-up sequencing. |
| Thermal shutdown with hysteresis | Triggers at 165°C (typical) and resets at 145°C (20°C hysteresis), enabling safe pulsed operation during sustained overload. |
| Reverse current protection guidance | Specifies 50 mA max forward current through parasitic body diode - informs need for external Schottky clamp when VOUT > VIN. |
Applications
| Mobile Baseband Power | Low-Power Sensor Hub Supply |
|---|---|
Use Scenario: Powers ARM Cortex-M0+ microcontroller and integrated ADC/DAC in smartphone baseband subsystem using output of a 1.8 V buck converter. IC Role / Device Role / Timing Role: Post-regulator providing clean, low-noise 1.3 V core voltage; handles dynamic load steps from CPU burst activity. Use Value: Delivers ±15 mV load transient response and 100 µVRMS noise to preserve ADC accuracy and reduce digital switching noise coupling. | Use Scenario: Supplies 1.3 V to MEMS accelerometer, gyroscope, and BLE radio in wearable fitness tracker powered by single Li-Ion cell. IC Role / Device Role / Timing Role: Dual-rail LDO enabling direct connection to battery (VBATT) and pre-regulated rail (VIN), supporting deep-sleep modes with 0.1 µA shutdown current. Use Value: Enables >2-week battery life via 50 µA VBATT quiescent current and no-load regulation stability during intermittent sensor sampling. |
| Portable Medical Monitor Core Rail | Industrial Handheld Scanner Logic Supply |
Use Scenario: Provides regulated 1.3 V to FPGA configuration logic and low-power display driver in battery-operated ECG monitor. IC Role / Device Role / Timing Role: Fixed-output LDO ensuring precise voltage for SRAM retention and timing-critical I/O buffers during battery voltage sag. Use Value: Maintains regulation down to 2.5 V VBATT with <1.1 V dropout, extending usable battery range beyond competing single-rail LDOs. | Use Scenario: Supplies 1.3 V to barcode decoder ASIC and touch controller in ruggedized handheld scanner using 3-cell NiMH pack (3.6–4.5 V). IC Role / Device Role / Timing Role: Dual-input LDO decoupling noisy motor drive supply (VBATT) from sensitive logic rail (VIN), rejecting >90 dB ripple at 100 Hz. Use Value: Eliminates need for additional filtering stages by achieving 95 dB PSRR on VIN at 1 kHz, reducing BOM count and PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL7407LPGEDR | Single-rail 7-channel high-side driver (not LDO); 40 V max, open-drain outputs; no fixed 1.3 V output or dual-supply capability. | Designed for LED/relay driving, not voltage regulation; incompatible topology and function. | Select only if application requires high-voltage switching-not regulation-of multiple loads. |
| TPS7A1633DRBR | Single-input, 3.3 V fixed-output LDO; 100 mA max; 3 µA IQ; no VBATT/VIN separation or 1.3 V option. | Targets low-quiescent backup rails, not ultralow-voltage post-regulation; lacks dual-rail sequencing support. | Consider only for simpler 3.3 V biasing where dual-supply constraints and 1.3 V output are unnecessary. |
Compared with TPL7407LPGEDR and TPS7A1633DRBR, the LP5952LC-1.3/NOPB uniquely delivers fixed 1.3 V regulation from dual independent rails with 350 mA capacity, making it irreplaceable for post-DC-DC ultralow-voltage applications where supply separation, dropout, and noise performance are critical.
Availability
LP5952LC-1.3/NOPB is available at Aetrix Electronics and suitable for mobile phones, portable medical monitors, handheld scanners, and battery-powered sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LP5952LC-1.3/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with leadership in precision analog and low-power design.
The LP5952LC-1.3/NOPB belongs to TI's LP59xx dual-rail LDO family, engineered specifically for ultralow-voltage post-regulation in space-constrained, battery-operated devices where traditional single-rail LDOs cannot meet input voltage requirements.
FAQ
What is the correct power supply sequencing for LP5952LC-1.3/NOPB?
The LP5952LC-1.3/NOPB requires VBATT ≥ VIN at all times - VIN must never exceed VBATT. In typical post-regulator use, VBATT powers both the upstream DC-DC converter and the LP5952LC-1.3/NOPB, ensuring natural ramp-up ordering. If supplies are independent, hardware interlocks or sequencing controllers must enforce this constraint to avoid damage or malfunction of the LP5952LC-1.3/NOPB.
Can LP5952LC-1.3/NOPB operate with no load connected to its output?
Yes, the LP5952LC-1.3/NOPB remains stable and in regulation with zero output current - a verified feature critical for applications like CMOS RAM keep-alive or always-on real-time clocks. This behavior is specified across the full –40°C to +125°C temperature range and does not require minimum load resistors or dummy loads to maintain regulation.
What output capacitor is required for stable operation of LP5952LC-1.3/NOPB?
The LP5952LC-1.3/NOPB requires a 2.2 µF ceramic output capacitor with ESR between 3 mΩ and 300 mΩ for guaranteed stability and optimal transient response. X7R dielectric is recommended; X5R may be used with derating. Capacitor tolerance must be ≥30% over temperature and DC bias to ensure minimum capacitance is maintained under all operating conditions.
Does LP5952LC-1.3/NOPB provide reverse current protection?
The LP5952LC-1.3/NOPB contains no active reverse current blocking. Its NFET pass device has a parasitic body diode that conducts if VOUT exceeds VIN. Up to 50 mA reverse current is tolerable; beyond that, an external Schottky diode (cathode on VIN, anode on VOUT) is mandatory to prevent uncontrolled current flow and potential damage to upstream circuitry or the LP5952LC-1.3/NOPB itself.
What is the thermal shutdown behavior of LP5952LC-1.3/NOPB?
The LP5952LC-1.3/NOPB triggers thermal shutdown at 165°C (typical) junction temperature and re-enables at 145°C (20°C hysteresis). During continuous overload, this results in pulsed output voltage - not latched-off behavior - allowing self-cooling cycles. For reliable continuous operation, design must limit power dissipation to keep TJ ≤ 125°C, using RθJA = 181.0°C/W (DSBGA) and appropriate PCB copper area.
LP5952LC-1.3/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 28 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 80dB ~ 64dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-USON (2x2)
LP5952LC-1.3/NOPB FAQ
1.How can I place an order for LP5952LC-1.3/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP5952LC-1.3/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP5952LC-1.3/NOPB reliable?
The price and inventory of LP5952LC-1.3/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP5952LC-1.3/NOPB is usually 5 days.
3.What payment methods are accepted for LP5952LC-1.3/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP5952LC-1.3/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP5952LC-1.3/NOPB?
LP5952LC-1.3/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP5952LC-1.3/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP5952LC-1.3/NOPB?
For technical support, including LP5952LC-1.3/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP5952LC-1.3/NOPB requirements.
6.How does Aetrix verify that LP5952LC-1.3/NOPB is sourced from the original manufacturer or authorized distributors?
All LP5952LC-1.3/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP5952LC-1.3/NOPB meets industry standards.
7.What is the process for return or replacement of LP5952LC-1.3/NOPB?
All LP5952LC-1.3/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP5952LC-1.3/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP5952LC-1.3/NOPB part is unused and in its original packaging.
Return procedure for LP5952LC-1.3/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP5952LC-1.3/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

