My Inquiry
My Account
Texas Instruments LP5952LC-1.8
- Part No.:
- LP5952LC-1.8
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFDFN
- Datasheet:
-
LP5952LC-1.8.pdf
- Description:
- IC REG LINEAR 1.8V 350MA 6USON
- Quantity:
- Payment:
- Shipping:
Inventory:1,967
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP5952LC-1.8 from Texas Instruments is a dual-rail linear regulator designed for ultralow-voltage post-regulation in battery-powered systems, accepting independent VBATT (2.5 V–5.5 V) and VIN (0.7 V–4.5 V) supplies to deliver a fixed 1.8 V output at up to 350 mA. It features 100 µVRMS output noise, ±15 mV load transient response, and 0.1 µA shutdown current - enabling stable power for RF transceivers, low-power microcontrollers, and memory retention circuits in mobile handsets.
For engineers reviewing the LP5952LC-1.8 datasheet, LP5952LC-1.8 pinout, LP5952LC-1.8 application, or LP5952LC-1.8 equivalent, key selection criteria include dual-supply sequencing compliance (VIN ≤ VBATT), dropout voltage under 250 mV at 350 mA, thermal shutdown at 165°C, PSRR >90 dB at 100 Hz on VIN rail, and DSBGA/USON package compatibility with space-constrained portable PCB layouts.
Technical Context
The LP5952LC-1.8 implements a dual-bias architecture: VBATT powers internal circuitry (including reference, error amplifier, and protection logic), while VIN feeds the NFET pass device that regulates the 1.8 V output. This separation enables operation from a single Li-Ion cell (2.7 V–4.2 V) where VIN is sourced from a preceding DC-DC converter's output.
Its functional block includes integrated thermal-overload, overcurrent, and undervoltage protection; fast 70–150 µs startup time; reverse-current blocking via controlled body-diode conduction limit (≤50 mA); and no-load stability without external compensation - all specified across –40°C to +125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±2% tolerance; ensures precise biasing for 1.8-V I/O domains and core logic in portable SoCs. |
| Max Output Current | 350 mA continuous; supports moderate-power RF ICs and multi-core microcontrollers without thermal derating in USON/DSBGA packages. |
| Dropout Voltage (VIN) | 128 mV (typ) at 350 mA (USON); enables regulation down to VIN = 1.928 V, critical for maintaining 1.8 V output near battery end-of-discharge. |
| Quiescent Current (VBATT) | 50 µA (typ) active, 0.1 µA (typ) shutdown; extends battery life in always-on sensor nodes and backup power applications. |
| PSRR (VIN, 100 Hz) | 90 dB (typ); suppresses switching noise from upstream DC-DC converters, preserving signal integrity in ADCs and PLLs. |
| Output Noise | 100 µVRMS (10 Hz–100 kHz); meets low-noise requirements for RF front-end biasing and precision analog circuitry. |
| Thermal Shutdown | 165°C (typ) with 20°C hysteresis; provides autonomous fault recovery during sustained overload without external supervision. |
Pinout & Package
LP5952LC-1.8 is available in two surface-mount packages: 5-pin DSBGA (YZR, 1.326 mm × 0.96 mm) and 6-pin USON (NKH, 2.00 mm × 2.00 mm). Both are lead-free, RoHS-compliant, and optimized for high-density portable PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BATT | Bias supply input | Provides power to internal reference, control logic, and protection circuitry; must be ≥ VIN and within 2.5 V–5.5 V range. |
| IN | Power input to pass device | Drives the NFET pass transistor; limited to 0.7 V–4.5 V and must never exceed BATT voltage to prevent damage. |
| OUT | Regulated output | Delivers stable 1.8 V to load; requires 2.2 µF ceramic output capacitor (ESR 3–300 mΩ) for stability and transient response. |
| GND | Analog ground reference | Common return path for BATT, IN, OUT, and EN; must connect to low-impedance analog ground plane to minimize noise coupling. |
| EN | Enable control input | Logic-level input (VIH ≥ 1 V, VIL ≤ 0.4 V); pulling low disables output and reduces VBATT current to 0.1 µA typical. |
| NC (DSBGA only) | No internal connection | Unbonded pad in YZR package; must remain unconnected and unmasked on PCB layout. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail supply architecture | Separates bias (VBATT) and power (VIN) paths to enable operation from partially discharged batteries while maintaining regulation fidelity. |
| No-load stability | Maintains regulation with zero output current - essential for CMOS RAM keep-alive and real-time clock backup circuits. |
| Fast 70–150 µs startup | Enables rapid power-up of subsystems in wake-from-sleep scenarios without violating system timing budgets. |
| Reverse current limiting | Allows up to 50 mA reverse conduction through internal body diode; eliminates need for external blocking diode in most applications. |
| Integrated protection suite | Combines thermal shutdown (165°C), short-circuit current limiting, and undervoltage lockout - reducing BOM count and board area. |
Applications
| Mobile Radio Transceiver Power | Low-Power Microcontroller Core Supply |
|---|---|
Use Scenario: Powers RF transceiver ICs (e.g., Bluetooth/Wi-Fi SoCs) in smartphones and wearables requiring clean 1.8 V bias under dynamic transmit/receive load transitions. IC Role / Device Role / Timing Role: Post-regulator supplying ultra-low-noise, high-PSRR 1.8 V to RF analog blocks and digital I/O interfaces. Use Value: 100 µVRMS noise and ±15 mV load transient response prevent EVM degradation and maintain link budget integrity during burst transmission. |
Use Scenario: Delivers regulated 1.8 V to ARM Cortex-M cores and peripherals in battery-operated IoT edge nodes with intermittent sensing duty cycles. IC Role / Device Role / Timing Role: Primary LDO for MCU VDD_IO and VDD_CORE rails, enabled/disabled synchronously with processor sleep/wake states. Use Value: 0.1 µA shutdown current and fast 70–150 µs turn-on extend battery life while meeting real-time wake latency requirements. |
| Memory Retention Backup | Portable Instrument Analog Front-End |
Use Scenario: Provides always-on 1.8 V to SRAM and RTC circuits during main system power-down in medical handheld devices and industrial data loggers. IC Role / Device Role / Timing Role: Standby LDO operating continuously from coin-cell or main battery, maintaining data integrity across power cycles. Use Value: No-load stability and 50 µA quiescent current ensure months of retention without compromising voltage accuracy or causing brownouts. |
Use Scenario: Supplies precision 1.8 V reference and bias to 16-bit SAR ADCs, op-amps, and sensor signal chains in portable multimeters and environmental monitors. IC Role / Device Role / Timing Role: Low-noise analog LDO decoupling sensitive analog circuitry from noisy digital supply domains. Use Value: 90 dB PSRR at 100 Hz and 100 µVRMS noise directly improve effective resolution and reduce post-processing calibration overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL7407LPGQ | Single-rail LDO (no VBATT pin); 1.8 V fixed, 500 mA max, 250 mV dropout at 500 mA; higher IQ (25 µA vs 50 µA). | Lacks dual-supply flexibility; requires external bias rail for control circuitry; unsuitable for true post-regulation from DC-DC outputs. | Select only when system uses single-input supply and does not require independent bias management. |
| TPS7A16A-Q1 | Automotive-grade single-input LDO; 1.8 V fixed, 150 mA max, 300 mV dropout at 150 mA; AEC-Q100 qualified. | Lower current rating and higher dropout limit performance in portable battery systems; lacks VBATT/VIN separation. | Prefer for automotive infotainment modules needing qualification, but not for space/power-constrained consumer portables. |
Compared with TPL7407LPGQ and TPS7A16A-Q1, LP5952LC-1.8 uniquely supports dual-rail operation with guaranteed VIN ≤ VBATT sequencing - enabling efficient use of partial battery voltage and superior transient immunity in compact portable designs where both size and battery life are critical.
Availability
LP5952LC-1.8 is available at Aetrix Electronics and suitable for mobile phones, handheld radios, and portable instruments requiring stable component supply with consistent parametric performance across production batches.
Supply support for LP5952LC-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable and industrial applications.
The LP5952LC-1.8 belongs to TI's ultra-low-noise dual-rail LDO family, engineered specifically for post-regulation in battery-powered systems where independent bias and power rails maximize efficiency and noise isolation.
FAQ
What is the maximum allowable voltage difference between VBATT and VIN for LP5952LC-1.8?
The LP5952LC-1.8 requires VIN ≤ VBATT at all times. The absolute maximum rating specifies VBATT − VIN ≥ 0.2 V; exceeding this risks damage to internal circuitry. In practice, design margins should maintain at least 0.3 V difference to accommodate supply ripple and sequencing uncertainty. This constraint is fundamental to the dual-rail architecture and must be verified during power tree validation.
Can LP5952LC-1.8 operate with VBATT = 2.7 V and VIN = 1.8 V to sustain 1.8 V output?
No. LP5952LC-1.8 cannot regulate with VIN = VOUT. Its dropout voltage specification requires VIN ≥ VOUT + VDO. At 350 mA, VDO_VIN is 128 mV (USON) or 88 mV (DSBGA); thus minimum VIN is 1.928 V or 1.888 V respectively. With VBATT = 2.7 V, VIN must be ≥1.928 V to maintain regulation - confirming the device cannot function as a zero-drop regulator.
Does LP5952LC-1.8 require an input capacitor when used after a DC-DC converter?
LP5952LC-1.8 does not require an additional input capacitor if placed within 5 cm of the DC-DC converter's output capacitor and shares a solid ground plane. Per TI's Application Note SNVS469F Section 8.2.1.2.2, the upstream converter's COUT suffices for stability in typical post-regulation layouts. Adding a 1-µF ceramic capacitor at IN is recommended only if trace length exceeds 5 cm or ground impedance is elevated.
How does thermal shutdown behave in LP5952LC-1.8 during continuous overload?
When junction temperature reaches 165°C (typ), LP5952LC-1.8 disables its NFET pass device. After cooling to ~145°C (20°C hysteresis), it automatically re-enables. Under sustained overload, this causes pulsed output voltage - not latch-off. This behavior protects the die while allowing self-recovery, but system designers must ensure average power dissipation stays below thermal limits to avoid functional interruption.
Is LP5952LC-1.8 compatible with ceramic output capacitors having 30% tolerance?
Yes - LP5952LC-1.8 is explicitly characterized for X7R ceramic capacitors with ≥30% tolerance over temperature and DC bias. The datasheet mandates minimum COUT = 2.2 µF *including all tolerances*, so a 2.2 µF ±30% part (min 1.54 µF) meets spec if its actual capacitance remains ≥1.5 µF under worst-case bias and temperature. X5R and Y5V types are acceptable only if validated for minimum capacitance retention.
LP5952LC-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 28 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 80dB ~ 64dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-USON (2x2)
LP5952LC-1.8 FAQ
1.How can I place an order for LP5952LC-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP5952LC-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP5952LC-1.8 reliable?
The price and inventory of LP5952LC-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP5952LC-1.8 is usually 5 days.
3.What payment methods are accepted for LP5952LC-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP5952LC-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP5952LC-1.8?
LP5952LC-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP5952LC-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP5952LC-1.8?
For technical support, including LP5952LC-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP5952LC-1.8 requirements.
6.How does Aetrix verify that LP5952LC-1.8 is sourced from the original manufacturer or authorized distributors?
All LP5952LC-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP5952LC-1.8 meets industry standards.
7.What is the process for return or replacement of LP5952LC-1.8?
All LP5952LC-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with LP5952LC-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP5952LC-1.8 part is unused and in its original packaging.
Return procedure for LP5952LC-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP5952LC-1.8 Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
