Texas Instruments LP5952LCX-1.8/NOPB
- Part No.:
- LP5952LCX-1.8/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 6-UFDFN
- Datasheet:
-
LP5952LCX-1.8/NOPB.pdf
- Description:
- IC REG LINEAR 1.8V 350MA 6USON
- Quantity:
- Payment:

- Shipping:

Inventory:2,898
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP5952LCX-1.8/NOPB from Texas Instruments is a dual-rail linear regulator designed for ultralow-voltage post-regulation in battery-powered systems, delivering a fixed 1.8 V output at up to 350 mA. It operates with two independent supply rails: VBATT (2.5–5.5 V) powers internal circuitry, while VIN (0.7–4.5 V) supplies the regulated output path. Its 100 µVRMS output noise, ±1 mV line transient response, and 0.1 µA shutdown current make it suitable for powering sensitive RF or digital core logic in mobile handsets.
For engineers reviewing the LP5952LCX-1.8/NOPB datasheet, LP5952LCX-1.8/NOPB pinout, LP5952LCX-1.8/NOPB application, or LP5952LCX-1.8/NOPB equivalent, key selection considerations include dual-rail biasing constraints (VIN ≤ VBATT), dropout voltage under 350 mA load (≤150 mV), thermal shutdown threshold (165°C), and USON-6 package compatibility with space-constrained portable PCB layouts.
Technical Context
The LP5952LCX-1.8/NOPB implements an NFET-based pass device with integrated thermal-overload, overcurrent, and undervoltage protection. Its dual-supply architecture separates bias (VBATT) from power delivery (VIN), enabling stable regulation even when VIN originates from a DC-DC converter's output - a configuration where VIN ramps slower than VBATT, eliminating sequencing concerns.
It features fast turn-on (70–150 µs startup time), no-load stability for keep-alive circuits, and reverse-current protection via body-diode current limiting (≤50 mA). The device maintains ±15 mV load transient response across 0–300 mA steps with di/dt = 300 mA/µs, and achieves >90 dB PSRR at 100 Hz on the VIN rail.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±2% tolerance; ensures stable core voltage for 1.8-V logic domains without external feedback. |
| Max Output Current | 350 mA continuous; supports moderate-power digital subsystems such as baseband processors or PMIC sub-regulators. |
| VIN Range | 0.7 V to 4.5 V; compatible with buck converter outputs feeding low-voltage rails in multi-stage power architectures. |
| VBATT Range | 2.5 V to 5.5 V; directly interfaces single Li-Ion (2.7–4.2 V) or 3-cell NiMH/NiCd (3.6–4.5 V) batteries. |
| Dropout Voltage (350 mA) | 128 mV (USON); enables high-efficiency operation near battery end-of-discharge (e.g., 2.0 V IN → 1.8 V OUT). |
| Quiescent Current (VBATT) | 50 µA typical; minimizes standby drain in always-on subsystems like RTC or sensor hubs. |
| Shutdown Current | 0.1 µA typical from both VBATT and VIN; critical for long-term battery retention in sleep modes. |
| Output Noise | 100 µVRMS (10 Hz–100 kHz); low enough for noise-sensitive analog blocks including PLLs and ADC references. |
Pinout & Package
LP5952LCX-1.8/NOPB is packaged in a 2.00 mm × 2.00 mm, 6-pin USON (NKH) package with wettable flanks for automated optical inspection. The package has no exposed thermal pad and uses a standard JEDEC MO-229 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BATT | Bias supply input | Supplies internal LDOs, bandgap, and control logic; must be ≥ VIN and within 2.5–5.5 V range. |
| EN | Enable logic input | Active-high enable; VIH ≥ 1 V, VIL ≤ 0.4 V; tie to VBATT if always-on operation is required. |
| GND | Analog/digital ground | Single ground reference for all rails; requires low-impedance connection to system GND plane. |
| IN | Power input rail | Input to pass FET; must be ≤ VBATT and ≥ 0.7 V; feeds regulated 1.8 V output. |
| NC | No internal connection | Unbonded pin; must remain unconnected and unstubbed on PCB layout. |
| OUT | Regulated output | Delivers fixed 1.8 V; requires 2.2 µF ceramic output capacitor (X7R, ≤300 mΩ ESR) for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture | Separates bias (VBATT) and power (VIN) paths to eliminate supply sequencing issues in cascaded regulators. |
| No-load stability | Maintains regulation with zero output current - essential for CMOS RAM backup and always-on monitoring circuits. |
| Fast startup | 70–150 µs turn-on time with controlled 120 mA typical inrush current into 2.2 µF COUT. |
| Thermal shutdown hysteresis | 20°C hysteresis (165°C trip / 145°C recovery) prevents oscillation during sustained overload conditions. |
| Reverse current limiting | Body diode limits reverse conduction to ≤50 mA; external Schottky required only if reverse current exceeds this. |
| High PSRR on VIN rail | ≥90 dB at 100 Hz suppresses switching noise from upstream DC-DC converters feeding the IN pin. |
Applications
| Mobile Handset Core Power | Wearable Sensor Hub Supply |
|---|---|
Use Scenario: Powers application processor I/O and memory interface rails in LTE smartphones using a 3.8 V Li-Ion battery and intermediate 2.5 V buck stage. IC Role / Device Role / Timing Role: Dual-rail post-regulator converting 2.5 V buck output to clean 1.8 V for high-speed digital interfaces. Use Value: 100 µVRMS noise and ±1 mV line transient response prevent bit errors in SDIO and eMMC timing margins. | Use Scenario: Supplies ultra-low-power MCU and MEMS sensors in Bluetooth earbuds with tight thermal and area constraints. IC Role / Device Role / Timing Role: Primary 1.8 V regulator for mixed-signal SoC, enabled only during active sensing cycles. Use Value: 0.1 µA shutdown current extends battery life beyond 7 days in intermittent-use wearables. |
| Portable Medical Pulse Oximeter | Industrial Handheld Scanner |
Use Scenario: Provides stable 1.8 V to ADC reference and optical driver ICs in battery-operated clinical devices requiring FDA-grade reliability. IC Role / Device Role / Timing Role: Low-noise analog domain regulator with thermal fault protection for safety-critical signal chains. Use Value: Thermal shutdown at 165°C and ±15 mV load transients ensure consistent SpO₂ measurement accuracy across temperature extremes. | Use Scenario: Delivers 1.8 V to barcode imaging sensor and FPGA configuration logic in ruggedized warehouse scanners powered by 3.6 V NiMH packs. IC Role / Device Role / Timing Role: Robust post-regulator supporting 350 mA peak loads during image capture bursts. Use Value: 350 mA rated output and 128 mV dropout sustain full functionality down to 2.0 V battery voltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL7407LPGQ1 | Single-rail 1.8 V LDO (no VBATT bias rail); 200 mA max; higher 250 µVRMS noise. | Lacks dual-rail capability; unsuitable for post-regulation from DC-DC converters with separate bias requirements. | Select only if system uses single-supply architecture and load current ≤200 mA. |
| TPS7A1633DRBR | Single-input, 3.3 V fixed-output LDO; 150 mA; 15 µA quiescent current; no thermal shutdown hysteresis spec. | Not pin-compatible; different output voltage; lacks VBATT/VIN separation and reverse-current protection. | Consider only for non-battery applications requiring 3.3 V with ultra-low IQ, not as functional replacement. |
Compared with TPL7407LPGQ1 and TPS7A1633DRBR, the LP5952LCX-1.8/NOPB uniquely supports dual-rail biasing, delivers 350 mA at 1.8 V with <130 mV dropout, and integrates thermal hysteresis and reverse-current limiting - making it the only option among the three qualified for post-regulation in Li-Ion-powered portable electronics.
Availability
LP5952LCX-1.8/NOPB is available at Aetrix Electronics and suitable for mobile handsets, wearable sensor hubs, portable medical instruments, and industrial handheld scanners requiring stable component supply across extended production lifecycles.
Supply support for LP5952LCX-1.8/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog and embedded processing technologies with broad automotive, industrial, and personal electronics reach.
The LP5952LCX-1.8/NOPB belongs to TI's precision dual-rail LDO family, engineered specifically for ultralow-voltage post-regulation in battery-powered portable devices where supply sequencing, noise, and efficiency at light loads are critical.
FAQ
What is the maximum allowable voltage difference between VBATT and VIN for LP5952LCX-1.8/NOPB?
The LP5952LCX-1.8/NOPB requires VIN ≤ VBATT at all times. Absolute maximum ratings specify VBATT – VIN ≥ 0.2 V; exceeding this risks damage. In typical post-regulation use, VIN is derived from a DC-DC converter powered by VBATT, ensuring natural sequencing where VBATT rises before VIN. For independent supplies, design must guarantee VIN never exceeds VBATT - a hard constraint enforced by internal architecture, not a recommended operating condition.
Can LP5952LCX-1.8/NOPB operate with no output load?
Yes, LP5952LCX-1.8/NOPB remains stable and in regulation with zero output load - a feature explicitly verified in the datasheet under "No-Load Stability." This behavior is critical for applications like CMOS RAM keep-alive circuits or always-on sensor monitors where the output may be disconnected or idle for extended periods without compromising regulation or causing oscillation.
What is the minimum output capacitance required for stable operation of LP5952LCX-1.8/NOPB?
LP5952LCX-1.8/NOPB requires a minimum 1.5 µF ceramic output capacitor (X7R dielectric, ≤300 mΩ ESR) for guaranteed stability across temperature and load. The datasheet recommends 2.2 µF as the typical value, and specifies that capacitance must remain ≥1.5 µF under worst-case conditions including DC bias and temperature drift. Using less than 1.5 µF risks instability, especially under dynamic load transitions.
Does LP5952LCX-1.8/NOPB support reverse current protection without external components?
LP5952LCX-1.8/NOPB provides limited reverse current protection via its internal NFET body diode, which safely conducts up to 50 mA from OUT to IN if the output is pulled above the input. Beyond 50 mA, an external Schottky diode (cathode on VIN, anode on VOUT) is mandatory. No additional components are needed for forward operation or for reverse currents ≤50 mA - a design feature confirmed in Section 7.3.6 of the official datasheet.
What is the thermal shutdown behavior of LP5952LCX-1.8/NOPB under continuous overload?
Under continuous thermal overload, LP5952LCX-1.8/NOPB activates thermal shutdown at TJ ≈ 165°C (typical), turning off the NFET pass device. It remains latched off until junction temperature falls by ~20°C (hysteresis), then automatically recovers. This results in pulsed output voltage during sustained overload - a self-protecting behavior documented in Section 6.9 and Figure 2 of the datasheet. Continuous operation above 125°C junction temperature is not recommended for reliability.
LP5952LCX-1.8/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 4.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 28 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 80dB ~ 64dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-USON (2x2)
LP5952LCX-1.8/NOPB FAQ
1.How can I place an order for LP5952LCX-1.8/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP5952LCX-1.8/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP5952LCX-1.8/NOPB reliable?
The price and inventory of LP5952LCX-1.8/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP5952LCX-1.8/NOPB is usually 5 days.
3.What payment methods are accepted for LP5952LCX-1.8/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP5952LCX-1.8/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP5952LCX-1.8/NOPB?
LP5952LCX-1.8/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP5952LCX-1.8/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP5952LCX-1.8/NOPB?
For technical support, including LP5952LCX-1.8/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP5952LCX-1.8/NOPB requirements.
6.How does Aetrix verify that LP5952LCX-1.8/NOPB is sourced from the original manufacturer or authorized distributors?
All LP5952LCX-1.8/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP5952LCX-1.8/NOPB meets industry standards.
7.What is the process for return or replacement of LP5952LCX-1.8/NOPB?
All LP5952LCX-1.8/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP5952LCX-1.8/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP5952LCX-1.8/NOPB part is unused and in its original packaging.
Return procedure for LP5952LCX-1.8/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP5952LCX-1.8/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

