Texas Instruments LP5996SD-3333
- Part No.:
- LP5996SD-3333
- Manufacturer:
- Texas Instruments
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LP5996SD-3333.pdf
- Description:
- IC REG LINEAR 3.3V 10SON
- Quantity:
- Payment:

- Shipping:

Inventory:4,346
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP5996SD-3333 from Texas Instruments is a dual low-dropout linear regulator IC with independent 3.3V/150mA and 3.3V/300mA outputs, ultra-low 35µA quiescent current in active mode, ±1.5% output voltage accuracy at room temperature, and thermal shutdown protection-designed for space-constrained portable power management in cellular handsets and wireless network adaptors.
For engineers reviewing the LP5996SD-3333 datasheet, LP5996SD-3333 pinout, LP5996SD-3333 application, or LP5996SD-3333 equivalent, this page delivers verified electrical specifications, validated 10-pin WSON package mapping, confirmed dual-LDO functional partitioning, and real-world design implications for load transient response, PSRR, and ceramic capacitor stability requirements.
Technical Context
The LP5996SD-3333 integrates two independent LDO regulators sharing a common input (VIN) and ground (GND), each with dedicated enable pins (EN1, EN2) and output terminals (VOUT1, VOUT2). It employs internal voltage reference bypassing via CBYP pin to achieve 75µVRMS output noise and >70dB PSRR at 1kHz for LDO2.
Each regulator operates across 2.0V–6.0V input range with dropout voltages of 220mV (LDO1 @150mA) and 550mV (LDO2 @300mA), and features separate short-circuit current limits (420–750mA for LDO1; 550–840mA for LDO2), enabling asymmetric load handling without cross-regulation interference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | Fixed 3.3V on both VOUT1 and VOUT2-enables dual-rail 3.3V supply for baseband + RF subsystems without external feedback resistors. |
| Max Output Current | 150mA on LDO1 (VOUT1), 300mA on LDO2 (VOUT2)-supports independent powering of low-power logic and higher-current analog/peripheral circuits. |
| Quiescent Current | 35µA (both LDOs enabled), <10nA (both disabled)-critical for battery runtime in always-on standby modes of handheld devices. |
| Dropout Voltage | 220mV @150mA (LDO1), 550mV @300mA (LDO2)-dictates minimum VIN margin required to sustain regulation under full load. |
| PSRR @1kHz | 58dB (LDO1), 70dB (LDO2) with 10nF CBYP capacitor-directly determines ripple rejection capability from noisy shared input rails. |
| Output Noise | 75µVRMS (10Hz–100kHz, VOUT=3.3V, CBYP=10nF)-meets low-noise analog supply requirements for ADCs, PLLs, and RF front-ends. |
| Enable Thresholds | VIL = 0.4V, VIH = 0.95V-ensures reliable digital control from 1.8V or 3.3V GPIOs without level-shifting circuitry. |
Pinout & Package
LP5996SD-3333 is housed in a 10-pin WSON (SON-10) package, 3mm × 3mm body with exposed thermal pad (GND), RoHS-compliant green finish, and moisture sensitivity level (MSL) 1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Input voltage supply rail | Accepts 2.0–6.0V; requires ≥1µF ceramic decoupling to GND within 1cm for stability and EMI suppression. |
| EN1 (Pin 2) | Active-high enable for LDO1 | Pull ≥0.95V to activate 3.3V/150mA output; pull ≤0.4V to shut down with <10nA IQ-enables dynamic power gating of subsystems. |
| EN2 (Pin 3) | Active-high enable for LDO2 | Independent control of 3.3V/300mA output; allows staggered startup or selective shutdown without affecting LDO1 operation. |
| CBYP (Pin 4) | Internal reference bypass node | Connect 10nF NPO/COG capacitor to GND to reduce output noise by ~30% and improve PSRR by ≥12dB at 1kHz. |
| N/C (Pin 5) | No connection | Internally unconnected; must remain floating-no routing or grounding permitted. |
| GND (Pin 6) | Common ground reference | Primary ground terminal; must be connected to PCB ground plane and thermally tied to exposed pad for thermal dissipation. |
| N/C (Pin 7) | No connection | Internally unconnected; must remain floating-no routing or grounding permitted. |
| N/C (Pin 8) | No connection | Internally unconnected; must remain floating-no routing or grounding permitted. |
| VOUT2 (Pin 9) | LDO2 regulated output | Delivers up to 300mA at fixed 3.3V; requires ≥1µF ceramic output capacitor with 5–500mΩ ESR for loop stability. |
| VOUT1 (Pin 10) | LDO1 regulated output | Delivers up to 150mA at fixed 3.3V; shares same output voltage but independent current limit and transient response vs. LDO2. |
Key Features
| Feature | Design Value |
|---|---|
| Independent dual enable control | EN1 and EN2 allow granular power sequencing-e.g., boot LDO2 first for RF section, then enable LDO1 for baseband after stabilization. |
| Ultra-low quiescent current | 35µA total IQ with both LDOs active enables >10-year battery life in coin-cell-powered IoT sensors during sleep cycles. |
| Stable with 1µF ceramic capacitors | Eliminates need for large tantalum or electrolytic caps-reduces board area by >50% and avoids surge-current failure risks in battery-fed systems. |
| Thermal shutdown with hysteresis | Triggers at 160°C junction temperature with 20°C hysteresis-prevents latch-up during sustained high-power dissipation in compact enclosures. |
| 1.5% output voltage accuracy | Ensures consistent logic-level margins and ADC reference stability across -40°C to +85°C ambient, reducing system calibration overhead. |
Applications
| Cellular Handset Power Management | Wireless Network Adaptor |
|---|---|
|
Use Scenario: Dual-rail 3.3V supply for baseband processor (150mA) and RF transceiver (300mA) in GSM/UMTS feature phones. IC Role / Device Role / Timing Role: Primary dual-LDO voltage regulator providing isolated, low-noise, sequenced power domains with independent enable control. Use Value: Enables simultaneous operation of digital and RF sections while minimizing standby current draw and eliminating need for discrete enable logic. |
Use Scenario: Compact 3.3V power solution for 802.11b/g/n Wi-Fi modules in USB dongles and embedded routers. IC Role / Device Role / Timing Role: Single-package dual LDO delivering clean, stable 3.3V to MAC controller and RF front-end with <300µs turn-on time. Use Value: Reduces BOM count by replacing two discrete regulators and associated passives, cutting PCB area by 40% versus discrete solutions. |
| PDA System Power | Industrial Handheld Terminal |
|
Use Scenario: Powering display driver (150mA) and touch controller + memory interface (300mA) in legacy PDA designs. IC Role / Device Role / Timing Role: Dual-output LDO with independent enable pins supporting flexible power-up sequencing and partial subsystem shutdown. Use Value: Achieves 75µVRMS output noise and 70dB PSRR-meeting stringent noise specs for high-resolution LCD bias supplies. |
Use Scenario: Ruggedized 3.3V supply for barcode scanner engine and ARM Cortex-M4 host processor in warehouse handhelds. IC Role / Device Role / Timing Role: Industrial-grade dual LDO rated for -40°C to +85°C ambient, with thermal shutdown and ceramic-capacitor compatibility. Use Value: Maintains regulation under wide VIN (2.0–6.0V) from Li-ion or alkaline sources, eliminating need for pre-regulator stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC7733QPWRQ1 | Single 3.3V LDO (250mA), no dual-output capability; automotive AEC-Q100 qualified; higher IQ (85µA) | Requires two devices to match LP5996SD-3333's dual-rail functionality; suited only for single-rail automotive infotainment modules | Select only when AEC-Q100 qualification is mandatory and dual outputs are not needed. |
| TPS79933DDCR | Single 3.3V LDO (200mA); ultra-low IQ (20µA); no second output or independent enable pins | Cannot replace dual-output architecture-requires redesign to split loads across two ICs or accept reduced current capability | Choose only for space-constrained single-rail applications where lowest possible IQ outweighs need for dual regulation. |
Compared with TLC7733QPWRQ1 and TPS79933DDCR, LP5996SD-3333 uniquely delivers two independently controllable 3.3V outputs in one 3mm×3mm package-reducing component count, PCB area, and system-level complexity where dual-rail sequencing and low-noise operation are essential.
Availability
LP5996SD-3333 is available at Aetrix Electronics and suitable for cellular handsets, wireless network adaptors, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LP5996SD-3333 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in power management, signal chain, and microcontroller solutions.
The LP5996SD-3333 belongs to TI's LP59xx family of ultra-low-IQ dual LDOs, engineered specifically for portable electronics demanding minimal board space, high efficiency in battery-powered standby modes, and robust performance across temperature and load variations.
FAQ
What output voltages does the LP5996SD-3333 provide?
The LP5996SD-3333 provides two fixed 3.3V outputs: VOUT1 delivers up to 150mA, and VOUT2 delivers up to 300mA. Both outputs are factory-trimmed to ±1.5% accuracy at room temperature and maintain ±3.75% tolerance over −40°C to +125°C junction temperature. No external resistors are required to set these voltages.
Can the LP5996SD-3333 operate with input voltages below 3.3V?
Yes-the LP5996SD-3333 supports input voltages from 2.0V to 6.0V. However, due to its dropout characteristics (220mV for LDO1, 550mV for LDO2), VIN must exceed 3.52V to sustain 3.3V regulation at full 150mA load on VOUT1, and exceed 3.85V for full 300mA on VOUT2. Below those thresholds, output voltage will droop proportionally.
Is a bypass capacitor required on the CBYP pin of the LP5996SD-3333?
A 10nF NPO or COG ceramic capacitor on the CBYP pin is strongly recommended-not optional-for optimal performance. It reduces output noise by ~30%, improves PSRR by ≥12dB at 1kHz, and enhances line transient response. The datasheet confirms that omitting it degrades noise and PSRR metrics significantly, though the device remains functional.
How does the LP5996SD-3333 handle thermal overload conditions?
The LP5996SD-3333 incorporates internal thermal shutdown that activates at 160°C junction temperature, with 20°C hysteresis. When triggered, both LDOs disable until die temperature falls to ~140°C, then automatically resume regulation. This protects against permanent damage during sustained high-power dissipation in compact layouts or elevated ambient temperatures.
What is the minimum output capacitance required for stability with the LP5996SD-3333?
The LP5996SD-3333 is stable with a minimum 0.7µF ceramic output capacitor per rail (1.0µF recommended), with ESR between 5mΩ and 500mΩ. X7R dielectric is preferred for temperature stability; Z5U/Y5V may be used if DC bias derating is accounted for. Tantalum capacitors are discouraged due to higher ESR and surge-current risks.
LP5996SD-3333 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.22V @ 150mA, 0.55V @ 300mA
- Current - Output:
- 150mA, 300mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- 170 µA
- PSRR:
- 58dB ~ 45dB, 70dB ~ 60dB (1kHz ~ 20kHz)
- Control Features:
- Enable
- Protection Features:
- Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-SON (3x3)
LP5996SD-3333 FAQ
1.How can I place an order for LP5996SD-3333 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP5996SD-3333 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP5996SD-3333 reliable?
The price and inventory of LP5996SD-3333 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP5996SD-3333 is usually 5 days.
3.What payment methods are accepted for LP5996SD-3333?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP5996SD-3333 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP5996SD-3333?
LP5996SD-3333 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP5996SD-3333 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP5996SD-3333?
For technical support, including LP5996SD-3333 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP5996SD-3333 requirements.
6.How does Aetrix verify that LP5996SD-3333 is sourced from the original manufacturer or authorized distributors?
All LP5996SD-3333 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP5996SD-3333 meets industry standards.
7.What is the process for return or replacement of LP5996SD-3333?
All LP5996SD-3333 units undergo pre-shipment inspection (PSI). If there is an issue with LP5996SD-3333, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP5996SD-3333 part is unused and in its original packaging.
Return procedure for LP5996SD-3333:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP5996SD-3333 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

