Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Texas Instruments LP8725TLX-C/NOPB

Name: LP8725TLX-C/NOPB
Brand: Texas Instruments
SKU: LP8725TLX-C/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LP8725TLX-C/NOPB

Manufacturer:: Texas Instruments

Category:: Special Purpose Regulators

Package:: 30-WFBGA, DSBGA

Datasheet:: LP8725TLX-C/NOPB.pdf

Description:: IC REG CTRLR/CONV 9OUT 30DSBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,336

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LP8725TLX-C/NOPB from Texas Instruments is a programmable power management unit (PMU) integrating two 600–800 mA step-down DC-DC converters, three 300 mA digital LDOs, two 300 mA low-noise analog LDOs, and two 300 mA low-input/low-output (LILO) regulators - all in a 30-bump DSBGA package. It supports dynamic voltage scaling (DVS), I²C-compatible serial control, and configurable power-on sequencing for multimedia processors in portable handheld devices.

For engineers reviewing the LP8725TLX-C/NOPB datasheet, LP8725TLX-C/NOPB pinout, LP8725TLX-C/NOPB application, or LP8725TLX-C/NOPB equivalent, key selection considerations include its dual-buck + five-LDO + two-LILO topology, 10 µVrms analog LDO noise, ±2% output voltage accuracy, 190 mV dropout on digital LDOs at 300 mA, and support for SUB_PMU or stand-alone PMU configurations via CONFIG pin wiring.

Technical Context

The LP8725TLX-C/NOPB implements a multi-rail, digitally configurable power architecture with independent enable/control of each regulator via I²C interface and hardware pins (e.g., B2_EN/PS_HOLD, LDO3_EN, DVS). Its startup sequence is programmable and defaults to either setup 1 (DEFSEL = VIN1) or setup 2 (DEFSEL = GND), with reverse-order shutdown and thermal shutdown protection at >160°C.

It operates in two distinct system roles: as a SUB_PMU (CONFIG = GND) for camera or multimedia modules, or as a full PMU (CONFIG = VIN1) powering the main processor. Power states include STANDBY (serial interface active only), IDLE (full regulation enabled), SLEEP (sub-5 mA LDO load, minimized ground current), and fault-triggered RESET_N assertion on unmasked short-circuit events.

Key Specifications

Parameter	Value and Actual Design Meaning
Buck Output Current	Up to 800 mA per buck (BUCK1), up to 600 mA per buck (BUCK2); enables high-efficiency core rail generation with 4-MHz switching and 1-µH inductors.
Analog LDO Noise	10 µVrms typical; ensures clean power for sensitive analog circuits like ADCs, audio codecs, or RF front-ends.
Output Voltage Accuracy	±2% typical for all LDOs and bucks; guarantees stable logic-level compliance and timing margin for SoCs and peripherals.
Digital LDO Dropout	190 mV typical at 300 mA; allows operation with tight input–output differentials, extending battery runtime in low-VIN scenarios.
Package	30-bump DSBGA, 0.5 mm pitch; ultra-compact footprint optimized for space-constrained portable PCBs.
Interface	I²C-compatible serial interface (7-bit slave address 0x78/0x79/0x7A/0x7B depending on CONFIG/DEFSEL); enables real-time voltage adjustment and sequencing control.
Efficiency	Up to 93% peak buck efficiency; reduces thermal load and improves power density in thermally limited designs.

Pinout & Package

LP8725TLX-C/NOPB uses a 30-bump DSBGA package (0.5 mm pitch) with bottom-side solder balls. Pin functions are defined by physical location and configuration pins (CONFIG, DEFSEL), supporting both SUB_PMU and PMU modes.

Pin/Terminal	Circuit Role	Design Meaning
CONFIG (E2)	Configuration select	Hardwired to GND for SUB_PMU mode or VIN1 for PMU mode; determines B2_EN/PS_HOLD and EN/PWR_ON functionality.
DEFSEL (D2)	Default setup selector	Connect to VIN1 or GND to select startup sequence and default voltages (Setup 1 or Setup 2).
B2_EN/PS_HOLD (B3)	BUCK2 enable or power hold	In SUB_PMU: B2_EN enables BUCK2 (logical OR with register bit); in PMU: PS_HOLD maintains power state from host processor.
EN/PWR_ON (E3)	Enable or power-on trigger	In SUB_PMU: EN starts startup after 30 ms debounce; in PMU: PWR_ON initiates power-up sequence.
RESET_N (C3)	Reset output	Open-drain active-low signal de-asserted 30 ms after EN=1 (SUB_PMU) or 60 ms after PWR_ON=1 (PMU); asserts on fault or shutdown.
SCL / SDA (D4 / C4)	I²C interface	Standard clock/data lines with external 1.5 kΩ pull-ups; supports register read/write for voltage, sequencing, and mode control.
LDO1–LDO5, LILO1–LILO2, BUCK1–BUCK2 outputs	Regulated power rails	Dedicated output pins with internal feedback paths (FB1/FB2) and dedicated grounds (GNDB1/GNDB2) for optimal noise isolation.

Key Features

Feature	Design Value
Configurable power-on sequencing	Two factory-default sequences (Setup 1/2) selectable via DEFSEL; fully reprogrammable via I²C for custom SoC boot requirements.
Dynamic Voltage Scaling (DVS)	Hardware DVS pin (C2) selects between two pre-programmed BUCK1 voltage sets (e.g., 1.0 V / 1.2 V), enabling runtime core voltage adaptation.
Low-noise analog regulation	10 µVrms output noise on LDO2/LDO4/LDO5; meets stringent PSRR and noise specs for precision analog subsystems.
Thermal and fault protection	Integrated thermal shutdown (>160°C), UVLO detection, and RESET_N assertion on unmasked output shorts - no external supervision required.
Multi-role system integration	Single IC serves as either standalone PMU (CONFIG=VIN1) or modular SUB_PMU (CONFIG=GND), reducing BOM count across product variants.

Applications

Smartphone Application Processor Power	Tablet Camera Module Sub-PMU
Use Scenario: Powers ARM-based application processor (e.g., OMAP, i.MX) requiring multiple independent rails: core (1.0–1.2 V), memory (1.8 V), I/O (2.8–3.3 V), and analog (2.8 V). IC Role / Device Role / Timing Role: Standalone PMU (CONFIG=VIN1) delivering sequenced, regulated power with DVS support for CPU frequency scaling. Use Value: Eliminates need for discrete buck + LDO combinations; 93% efficiency and 10 µVrms noise ensure thermal headroom and signal integrity.	Use Scenario: Supplies power to a high-resolution image sensor module with separate analog (2.8 V), digital (1.8 V), and interface (1.2 V) rails. IC Role / Device Role / Timing Role: SUB_PMU (CONFIG=GND) providing compact, sequenced power with minimal external components and I²C configurability. Use Value: Reduces module footprint by 40% vs. discrete solution; LILO regulators enable direct 1.2 V generation from 2.8 V input without intermediate conversion.
Portable Media Player Audio Subsystem	Industrial Handheld Scanner Power
Use Scenario: Powers DAC, headphone amplifier, and codec in battery-powered media player requiring ultra-low noise and tight voltage tolerance. IC Role / Device Role / Timing Role: Analog LDO source (LDO2/LDO4) with 10 µVrms noise and ±2% accuracy, decoupled from noisy digital rails. Use Value: Prevents audible noise in audio path; eliminates need for post-LDO filtering or separate low-noise regulators.	Use Scenario: Powers barcode scanner engine, MCU, and display in rugged handheld device with wide temperature range and long battery life requirements. IC Role / Device Role / Timing Role: Dual-role PMU supporting both main system (PMU mode) and peripheral module (SUB_PMU mode) across product family. Use Value: Enables single-BOM strategy across scanner models; thermal shutdown and UVLO protect against field failures in harsh environments.

Smartphone Application Processor Power

Tablet Camera Module Sub-PMU

Use Scenario: Powers ARM-based application processor (e.g., OMAP, i.MX) requiring multiple independent rails: core (1.0–1.2 V), memory (1.8 V), I/O (2.8–3.3 V), and analog (2.8 V).

IC Role / Device Role / Timing Role: Standalone PMU (CONFIG=VIN1) delivering sequenced, regulated power with DVS support for CPU frequency scaling.

Use Value: Eliminates need for discrete buck + LDO combinations; 93% efficiency and 10 µVrms noise ensure thermal headroom and signal integrity.

Use Scenario: Supplies power to a high-resolution image sensor module with separate analog (2.8 V), digital (1.8 V), and interface (1.2 V) rails.

IC Role / Device Role / Timing Role: SUB_PMU (CONFIG=GND) providing compact, sequenced power with minimal external components and I²C configurability.

Use Value: Reduces module footprint by 40% vs. discrete solution; LILO regulators enable direct 1.2 V generation from 2.8 V input without intermediate conversion.

Portable Media Player Audio Subsystem

Industrial Handheld Scanner Power

Use Scenario: Powers DAC, headphone amplifier, and codec in battery-powered media player requiring ultra-low noise and tight voltage tolerance.

IC Role / Device Role / Timing Role: Analog LDO source (LDO2/LDO4) with 10 µVrms noise and ±2% accuracy, decoupled from noisy digital rails.

Use Value: Prevents audible noise in audio path; eliminates need for post-LDO filtering or separate low-noise regulators.

Use Scenario: Powers barcode scanner engine, MCU, and display in rugged handheld device with wide temperature range and long battery life requirements.

IC Role / Device Role / Timing Role: Dual-role PMU supporting both main system (PMU mode) and peripheral module (SUB_PMU mode) across product family.

Use Value: Enables single-BOM strategy across scanner models; thermal shutdown and UVLO protect against field failures in harsh environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar power management applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LP8725TLX-B/NOPB	Fixed default sequence: BUCK1 → BUCK2 → LDO1 → LILO2; LDO2/LDO4/LDO5/LILO1 disabled by default unless enabled via I²C.	Optimized for simpler systems needing fewer active rails (e.g., basic MCU + sensor), not full multimedia SoC support.	Select when only core + one analog rail + LILO are required; reduces software configuration overhead.
LP8725TLX-C/NOPB	This part - default sequence: BUCK1 → BUCK2 → LDO5 → LDO1/LDO2 → LILO1/LILO2 → LDO3/LDO4; all 10 outputs enabled by default.	Designed for complex multimedia processors requiring full rail count and flexible sequencing out-of-box.	Preferred for smartphone/tablet reference designs where all rails must be active with minimal register writes.

Compared with LP8725TLX-B/NOPB and LP8725TLX-C/NOPB, the LP8725TLX-C/NOPB provides the most comprehensive default rail activation and sequencing - making it ideal for rapid prototyping of high-end portable SoCs without initial firmware configuration, while LP8725TLX-B/NOPB trades rail count for deterministic minimal-startup behavior.

Availability

LP8725TLX-C/NOPB is available at Aetrix Electronics and suitable for smartphone application processor power, tablet camera module sub-PMU, portable media player audio subsystem, and industrial handheld scanner power requiring stable component supply and long-term production continuity.

Supply support for LP8725TLX-C/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency, low-noise power solutions for portable electronics.

The LP8725TLX-C/NOPB belongs to TI's LP87xx family of highly integrated PMUs, designed specifically to replace multi-chip power trees in multimedia processors and subsystems - emphasizing compact size, programmable sequencing, and analog/digital rail coexistence.

FAQ

What is the default power-on sequence for LP8725TLX-C/NOPB?

The LP8725TLX-C/NOPB defaults to Setup 2 (DEFSEL = GND) with startup sequence: BUCK1 → BUCK2 → LDO5 → LDO1 and LDO2 → LILO1 and LILO2 → LDO3 and LDO4. Shutdown follows reverse order. This sequence is factory-programmed and can be modified via I²C registers. The LP8725TLX-C/NOPB supports both Setup 1 and Setup 2 depending on DEFSEL wiring.

Does LP8725TLX-C/NOPB support Dynamic Voltage Scaling (DVS)?

Yes, LP8725TLX-C/NOPB supports hardware-based DVS for BUCK1 using the DVS pin (C2), which selects between two pre-configured voltage sets (e.g., 1.0 V and 1.2 V). DVS operation requires REG 0x00<2> = '0', and the pin must be driven high or low whenever BUCK1 or BUCK2 are enabled. The LP8725TLX-C/NOPB does not support DVS on BUCK2 via pin - only via I²C register control.

What package type and pin count does LP8725TLX-C/NOPB use?

LP8725TLX-C/NOPB uses a 30-bump DSBGA (Die Size Ball Grid Array) package with 0.5 mm ball pitch. It is not a QFN or WQFN; the 30 solder balls are arranged in a 5×6 grid (A1–F5) on the bottom side. Pin functions are documented in the official TI datasheet SNVS618G, including dedicated GNDB1/GNDB2 grounds and FB1/FB2 feedback inputs.

How does CONFIG pin wiring affect LP8725TLX-C/NOPB operation?

CONFIG (E2) determines system role: wired to GND configures LP8725TLX-C/NOPB as a SUB_PMU (B2_EN enables BUCK2, EN triggers startup); wired to VIN1 configures it as a full PMU (PS_HOLD maintains power, PWR_ON initiates startup). This pin sets the function of B3 and E3 and selects I²C slave address (0x78/0x79 for SUB_PMU, 0x7A/0x7B for PMU). The LP8725TLX-C/NOPB must be configured at power-on - no runtime reconfiguration.

What is the output noise specification for analog LDOs on LP8725TLX-C/NOPB?

The analog LDOs (LDO2, LDO4, LDO5) on LP8725TLX-C/NOPB deliver 10 µVrms typical output noise over 10 Hz–100 kHz bandwidth, measured with 1 µF ceramic output capacitors. This low noise level is achieved through internal bandgap reference stability and high PSRR design, making the LP8725TLX-C/NOPB suitable for powering precision analog blocks such as audio DACs, ADC references, and RF synthesizers.

LP8725TLX-C/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 30-WFBGA, DSBGA

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Controller/Converter, Multimedia Processors

Voltage - Input:: 2.6V ~ 4.5V

Number of Outputs:: 9

Voltage - Output:: 0.8V ~ 3.3V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 30-DSBGA

LP8725TLX-C/NOPB FAQ

1.How can I place an order for LP8725TLX-C/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for LP8725TLX-C/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LP8725TLX-C/NOPB reliable?

The price and inventory of LP8725TLX-C/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP8725TLX-C/NOPB is usually 5 days.

3.What payment methods are accepted for LP8725TLX-C/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP8725TLX-C/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LP8725TLX-C/NOPB?

LP8725TLX-C/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LP8725TLX-C/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LP8725TLX-C/NOPB?

For technical support, including LP8725TLX-C/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP8725TLX-C/NOPB requirements.

6.How does Aetrix verify that LP8725TLX-C/NOPB is sourced from the original manufacturer or authorized distributors?

All LP8725TLX-C/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP8725TLX-C/NOPB meets industry standards.

7.What is the process for return or replacement of LP8725TLX-C/NOPB?

All LP8725TLX-C/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP8725TLX-C/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LP8725TLX-C/NOPB part is unused and in its original packaging.

Return procedure for LP8725TLX-C/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…