My Inquiry
My Account
Texas Instruments LP87322FRHDTQ1
- Part No.:
- LP87322FRHDTQ1
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
LP87322FRHDTQ1.pdf
- Description:
- IC REG QUAD BUCK/LNR 2MHZ 28VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,309
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP87322FRHDTQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive power management IC integrating two high-current buck converters (2 A each) and two linear regulators (300 mA each), configured for dual-rail voltage sequencing in camera and radar ECUs. It operates from 2.8 V–5.5 V input, delivers programmable output voltages (0.7–3.36 V for bucks; 0.8–3.3 V for LDOs), and features I²C control, spread-spectrum switching, and remote sensing for point-of-load accuracy.
For engineers reviewing the LP87322FRHDTQ1 datasheet, LP87322FRHDTQ1 pinout, LP87322FRHDTQ1 application, or LP87322FRHDTQ1 equivalent, this page provides verified technical context, validated pin functions, confirmed automotive-grade thermal and protection specs, and real-world sequencing use cases - all specific to the LP87322FRHDTQ1 variant with 1.5 V buck1 and 1.5 V buck2 factory-programmed outputs.
Technical Context
The LP87322FRHDTQ1 implements dual synchronous buck converters with 2-MHz fixed-frequency PWM operation, phase interleaving, and programmable slew rate (0.47–10 mV/µs) to suppress inrush and overshoot during dynamic load transitions. Its two LDOs support independent input rails (2.5–5.5 V) and deliver low-noise (82 µVrms), high-PSRR (53 dB at 10 kHz) outputs with ±2% DC accuracy.
I²C interface (up to 3.4 MHz) enables full register access for voltage configuration, startup/shutdown sequencing, PGOOD masking, and thermal warning thresholds. The device supports external clock synchronization and includes dedicated GPO/GPO2 pins for system-level timing coordination and enable-driven signal alignment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V–5.5 V for bucks/LDOs - supports direct connection to automotive 3.3 V/5 V supply rails without pre-regulation. |
| Buck Output Current | 2 A per channel - sufficient to power image signal processors (ISPs) and radar MMICs without external current boosting. |
| LDO Output Current | 300 mA per channel - enables clean biasing of analog front-ends, SerDes PHYs, and sensor interfaces. |
| Switching Frequency | 2 MHz nominal - allows compact 0.47 µH inductors and reduces EMI fundamental below AM band. |
| Thermal Rating | AEC-Q100 Grade 1 (–40°C to +125°C ambient) - qualified for under-hood and display module environments. |
| Protection Features | Overtemperature shutdown (140°C), overvoltage/undervoltage lockout, short-circuit detection (280–440 mV buck threshold), and PGOOD monitoring with 4–15 µs deglitch. |
| Package | 28-pin VQFN (5 mm × 5 mm, wettable flanks) - supports automated optical inspection (AOI) and high-density automotive PCB layouts. |
Pinout & Package
LP87322FRHDTQ1 uses a 28-pin, 5.00 mm × 5.00 mm VQFN package with exposed thermal pad connected to PCB ground plane via multiple vias for optimal thermal performance (RθJB = 8.9°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7 | VOUT_LDO0 / VOUT_LDO1 | Regulated LDO outputs - connect directly to sensitive analog loads; floating if unused. |
| 2, 3 | FB_B0 / FB_B1 | Resistive feedback inputs - enable remote sensing to compensate PCB IR drop and maintain ±2% output accuracy at point-of-load. |
| 4, 19 | AGND / SGND | Analog/digital ground references - must be tied together at single-point star ground near thermal pad to minimize noise coupling. |
| 5 | VANA | Analog/digital supply rail - must be tied to same node as VIN_Bx; powers internal reference, ADC, and logic blocks. |
| 6 | EN | Global enable input - initiates synchronized startup sequence for all regulators and GPOs; supports hardware-controlled power sequencing. |
| 9 | nINT | Open-drain interrupt - signals fault conditions (thermal warning, PGOOD failure, OVP) with programmable mask bits per event. |
| 10 | CLKIN (GPO2) | Dual-function terminal - accepts external 1–24 MHz clock for synchronization or serves as general-purpose digital output aligned to EN timing. |
| 11–12, 24–25 | VIN_B1 / VIN_B0 | Independent buck input pins - must be externally tied together and locally bypassed; enables layout separation of high-current paths. |
| 13–14, 22–23 | SW_B1 / SW_B0 | Buck switch nodes - connect to external inductors; require tight loop area with PGND_Bx to minimize EMI radiation. |
| 15–16, 20–21 | PGND_B1 / PGND_B0 | Power ground returns - separate from AGND/SGND; must route directly to thermal pad with minimal impedance. |
| 17, 18 | SCL / SDA | I²C interface - supports standard/fast/fast+/high-speed modes up to 3.4 MHz; requires external pullups to VIO (≤1.95 V). |
| 26 | GPO | General-purpose output - driven synchronously with EN; used for FPGA reset assertion, LED control, or inter-IC handshaking. |
| 27 | PGOOD | Power-good indicator - open-drain output with 800 µs gating time after enable; monitors both buck and LDO outputs. |
| 28 | VIN_LDO0 | LDO0 input - connect to VANA if unused; otherwise tie to dedicated low-noise supply for improved PSRR. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Buck Slew Rate | 0.47–10 mV/µs range - minimizes output overshoot and inrush current during voltage changes, critical for ISP core rail stability. |
| Phase-Interleaved Dual Buck | Reduces input/output ripple by >50% vs. non-interleaved design - lowers required bulk capacitance and eases EMI filtering. |
| Remote Voltage Sensing | Compensates for PCB trace resistance between regulator and load - maintains ±2% output accuracy at point-of-load under 2 A load step. |
| Spread-Spectrum Mode | Modulates switching frequency to reduce peak EMI amplitude - meets CISPR-25 Class 5 requirements without added shielding. |
| Configurable Startup Sequence | Enables precise delay and ordering between bucks, LDOs, and GPOs - eliminates power-rail contention in multi-processor camera modules. |
Applications
| Automotive Camera Module | Surround View System ECU |
|---|---|
|
Use Scenario: Powers image sensor, ISP, and MIPI CSI-2 serializer in front/rear/side ADAS cameras. IC Role / Device Role / Timing Role: Dual-buck supplies core (1.1 V) and I/O (1.8 V) rails; LDOs deliver clean 1.2 V analog bias and 3.3 V interface voltage with <82 µVrms noise. Use Value: Remote sensing ensures stable ISP core voltage despite 150 mΩ PCB trace resistance; 2-MHz switching avoids interference with 27 MHz pixel clock harmonics. |
Use Scenario: Manages power for four-camera fusion controller with Ethernet AVB and CAN FD interfaces. IC Role / Device Role / Timing Role: Sequences buck1 (1.5 V CPU), buck2 (1.8 V memory), LDO0 (3.3 V CAN transceiver), and LDO1 (1.2 V Ethernet PHY) with programmable delays. Use Value: GPO-driven reset coordination ensures deterministic boot order across SoC, FPGA, and communication peripherals - eliminating race conditions. |
| Radar System ECU | Automotive Head Unit |
|
Use Scenario: Supplies 77 GHz radar MMIC, DSP, and ADC in front-corner radar modules. IC Role / Device Role / Timing Role: Buck converters deliver 1.2 V (MMIC core) and 1.8 V (DSP I/O); LDOs provide ultra-low-noise 1.5 V analog supply and 3.3 V SPI interface. Use Value: 53 dB PSRR at 10 kHz rejects switching noise from buck stages, preserving ADC SNR in RF-sensitive signal chains. |
Use Scenario: Powers infotainment SoC, display driver, audio codec, and touch controller in centralized head unit. IC Role / Device Role / Timing Role: Enables staggered startup: buck1 (1.1 V SoC core), buck2 (1.8 V DDR), LDO0 (3.3 V display), LDO1 (1.2 V audio) - reducing inrush on 12 V input. Use Value: Spread-spectrum mode suppresses 2-MHz fundamental and harmonics, preventing audible whine in speaker amplifiers and display backlight drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + dual-LDO automotive power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP87322ERHDTQ1 | Buck1 = 1.35 V, Buck2 = 1.35 V (vs. LP87322FRHDTQ1's 1.5 V/1.5 V); identical pinout, registers, and thermal specs. | Optimized for lower-core-voltage ISPs requiring tighter margin on 1.35 V rails; not suitable where 1.5 V minimum is mandated by SoC spec. | Select when target processor requires 1.35 V core voltage and board layout must remain unchanged. |
| LP87322BRHDTQ1 | Buck1 = 1.2 V, Buck2 = 1.8 V; preview status per TI documentation - not recommended for new production designs. | Supports asymmetric rail configurations (e.g., 1.2 V core + 1.8 V I/O) but lacks full production qualification and long-term supply assurance. | Only consider for prototyping; avoid for volume automotive programs due to preview status and limited lifecycle support. |
Compared with LP87322ERHDTQ1 and LP87322BRHDTQ1, the LP87322FRHDTQ1 offers matched 1.5 V dual-buck outputs ideal for symmetric dual-core processors, full production status, and guaranteed AEC-Q100 Grade 1 reliability - making it the preferred choice for radar and surround-view systems requiring consistent rail matching and long-term supply continuity.
Availability
LP87322FRHDTQ1 is available at Aetrix Electronics and suitable for automotive camera modules, surround view ECUs, radar systems, and head units requiring stable component supply, AEC-Q100 compliance, and long-term automotive lifecycle support.
Supply support for LP87322FRHDTQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive electronics, with decades of experience in high-reliability power management solutions.
The LP87322FRHDTQ1 belongs to TI's LP8732x-Q1 family - designed specifically for automotive vision and radar systems requiring tightly regulated, sequenced, and EMI-optimized multi-rail power delivery in space-constrained modules.
FAQ
What is the factory-programmed output voltage of each buck regulator in the LP87322FRHDTQ1?
The LP87322FRHDTQ1 has buck1 and buck2 factory-programmed to 1.5 V each, as confirmed in TI's Device Comparison Table. This fixed configuration eliminates need for external resistive feedback networks and simplifies layout for applications requiring matched dual-core rails, such as dual-ISP camera systems. All other LP87322x-Q1 variants (e.g., ERHDTQ1, BRHDTQ1) differ only in these pre-set voltages.
Does the LP87322FRHDTQ1 support external clock synchronization, and what frequency range is acceptable?
Yes, the LP87322FRHDTQ1 supports external clock synchronization via the CLKIN pin (pin 10), accepting frequencies from 1 MHz to 24 MHz. The external clock must be selected so that the resulting buck switching frequency remains above 1.7 MHz, as specified in the Electrical Characteristics table. This capability enables EMI reduction through frequency dithering and system-level timing alignment with master clocks in radar or camera SoCs.
How does the LP87322FRHDTQ1 handle thermal protection, and what are the warning and shutdown thresholds?
The LP87322FRHDTQ1 provides two-tier thermal protection: die temperature warning triggers at 115–135°C (configurable via TDIE_WARN_LEVEL register bit), and thermal shutdown activates at 140–160°C. Hysteresis is 20°C for both events. These thresholds are AEC-Q100 Grade 1 qualified and measured at the die, ensuring reliable operation in under-hood environments where ambient reaches +125°C.
Can the LP87322FRHDTQ1's LDOs operate with input voltage lower than the buck input rails?
Yes, the LP87322FRHDTQ1's LDOs accept input voltages from 2.5 V to 5.5 V - independent of the buck input (2.8 V–5.5 V). This allows VIN_LDO0 and VIN_LDO1 to be supplied from separate low-noise sources (e.g., post-buck filtered rails or dedicated LDOs), improving PSRR and noise isolation for sensitive analog circuits like radar ADCs or camera sensor analog cores.
What I²C bus speeds does the LP87322FRHDTQ1 support, and are pull-up resistors required?
The LP87322FRHDTQ1 supports I²C standard mode (100 kHz), fast mode (400 kHz), fast-plus mode (1 MHz), and high-speed mode (3.4 MHz with Cb ≤ 100 pF). External pull-up resistors are mandatory on SCL and SDA lines - TI recommends 10 kΩ to VIO (≤1.95 V) for standard/fast modes, with tighter constraints for high-speed operation to meet rise/fall time specs.
LP87322FRHDTQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 0.7V ~ 3.36V, 2A
- Voltage/Current - Output 2:
- 0.7V ~ 3.36V, 2A
- Voltage/Current - Output 3:
- 0.8V ~ 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 28-VQFN (5x5)
LP87322FRHDTQ1 FAQ
1.How can I place an order for LP87322FRHDTQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP87322FRHDTQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP87322FRHDTQ1 reliable?
The price and inventory of LP87322FRHDTQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP87322FRHDTQ1 is usually 5 days.
3.What payment methods are accepted for LP87322FRHDTQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP87322FRHDTQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP87322FRHDTQ1?
LP87322FRHDTQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP87322FRHDTQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP87322FRHDTQ1?
For technical support, including LP87322FRHDTQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP87322FRHDTQ1 requirements.
6.How does Aetrix verify that LP87322FRHDTQ1 is sourced from the original manufacturer or authorized distributors?
All LP87322FRHDTQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP87322FRHDTQ1 meets industry standards.
7.What is the process for return or replacement of LP87322FRHDTQ1?
All LP87322FRHDTQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LP87322FRHDTQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP87322FRHDTQ1 part is unused and in its original packaging.
Return procedure for LP87322FRHDTQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP87322FRHDTQ1 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
