My Inquiry
My Account
Texas Instruments LP873300RHDRQ1
- Part No.:
- LP873300RHDRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
LP873300RHDRQ1.pdf
- Description:
- IC REG QUAD BUCK/LNR 2MHZ 28VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,001
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP873300RHDRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive power management IC integrating two high-current buck converters (3 A per phase, 2 MHz, dual-phase capable) and two linear regulators (300 mA each), all in a single 5-mm × 5-mm VQFN package. It delivers precise, low-noise power for ADAS SoCs and image sensors in head units, camera modules, and surround-view ECUs.
For engineers reviewing the LP873300RHDRQ1 datasheet, LP873300RHDRQ1 pinout, LP873300RHDRQ1 application, or LP873300RHDRQ1 equivalent, this page provides verified electrical specs, validated I²C-controlled sequencing, remote differential sensing capability, programmable slew rates (0.5–10 mV/µs), and confirmed thermal protection behavior across –40°C to +125°C ambient.
Technical Context
The LP873300RHDRQ1 implements a dual-buck architecture supporting both independent single-phase operation and synchronized dual-phase mode with automatic phase adding/shedding (1000 mA add / 650 mA shed thresholds). Its integrated LDOs feature 82 µVrms noise and 53 dB PSRR at 10 kHz, while the buck regulators achieve <5 mVp-p ripple in dual-phase PWM mode.
Control is executed via I²C interface (up to 3.4 MHz High-Speed mode) with programmable PGOOD timing, interrupt masking, and GPO synchronization to EN. Remote differential feedback on FB_B1 compensates IR drop in dual-phase configuration, improving POL voltage accuracy beyond ±2% DC regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V to 5.5 V for buck inputs; 2.5 V to 5.5 V for LDO inputs - supports wide automotive battery rail variation including cold-crank conditions. |
| Buck Output Current | 3 A per phase (6 A total in dual-phase) - enables high-efficiency power delivery to multi-core ADAS processors without external current sharing. |
| LDO Output Current | 300 mA per regulator - sufficient for powering sensor bias rails, SerDes PHYs, or low-power microcontrollers. |
| Switching Frequency | 1.8 MHz to 2.2 MHz (typ. 2 MHz) - allows compact 0.47 µH inductors and reduces EMI fundamental frequency above AM band. |
| Output Slew Rate | Programmable 0.47–10 mV/µs - minimizes inrush current and output overshoot during startup/voltage transitions. |
| Thermal Protection | Overtemperature warning at 115–135°C (configurable), shutdown at 140–160°C - ensures safe operation under sustained load in sealed ECU enclosures. |
| I²C Interface Speed | Supports Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), and High-Speed (3.4 MHz) modes - enables fast register access for dynamic voltage scaling. |
Pinout & Package
LP873300RHDRQ1 uses a 28-pin VQFN (RHD) package with 5.00 mm × 5.00 mm body size and wettable flanks for automated optical inspection. Thermal pad must be connected to PCB ground plane using multiple vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN_B0, VIN_B1 | Buck input power pins | Separate but internally unconnected inputs - require external tie-together and local bypassing to minimize switching noise coupling. |
| SW_B0, SW_B1 | Buck switch node outputs | Connect to external inductors; floating if corresponding buck is disabled - critical for EMI layout and thermal dissipation. |
| FB_B0, FB_B1 | Voltage feedback inputs | FB_B0 = positive sense for Buck 0; FB_B1 = positive sense for Buck 1 (single-phase) or negative sense for Buck 0 (dual-phase) - enables remote differential sensing. |
| VOUT_LDO0, VOUT_LDO1 | LDO regulated outputs | Deliver low-noise, low-dropout power; must be left floating if unused - avoids unintended loading or instability. |
| EN | Enable control input | Active-high logic input controlling all regulators and GPOs; floating = disabled - supports system-level power sequencing. |
| nINT | Open-drain interrupt output | Signals fault events (OVP, UVLO, thermal warning); requires external pull-up - enables prioritized fault handling in safety-critical systems. |
| PGOOD | Power-good status output | Push-pull or open-drain configurable signal indicating stable output voltages within ±5% window - used for downstream enable coordination. |
| SCL, SDA | I²C serial interface | Standard-compliant bus interface with 3.4 MHz High-Speed support; requires external pull-ups - enables real-time telemetry and dynamic reconfiguration. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase buck operation with auto phase add/shed | Enables seamless transition between 1-phase (low load) and 2-phase (high load) modes, maintaining >85% efficiency from 10 mA to 6 A. |
| Remote differential feedback (dual-phase) | Compensates PCB trace IR drop between regulator output and point-of-load, ensuring ±0.5% output accuracy at the SoC supply pin. |
| Spread-spectrum and phase interleaving | Reduces peak EMI amplitude by >10 dB compared to fixed-frequency operation - simplifies compliance with CISPR 25 Class 5. |
| Programmable PGOOD gating time | Configurable delay (800 µs default) after enable or voltage change prevents false system wake-up due to transient settling. |
| Integrated thermal warning & shutdown | Two-stage protection: warning interrupt at die temp ≥125°C (configurable), hard shutdown at ≥150°C - meets ASIL-B functional safety requirements. |
Applications
| Automotive Head Unit Power | Camera Module SoC Supply |
|---|---|
Use Scenario: Powers main application processor, display controller, and audio codec in infotainment head units with strict EMI and thermal constraints. IC Role / Device Role / Timing Role: Dual-phase buck supplies core SoC (1.0 V @ 4 A), LDOs supply DDR termination (1.2 V) and USB PHY (3.3 V). Use Value: Phase interleaving lowers input ripple current by 40%, reducing bulk capacitor size and cost while meeting ISO 11452-2 immunity requirements. |
Use Scenario: Delivers clean, sequenced power to high-resolution image sensors and ISP SoCs in front/rear/side cameras. IC Role / Device Role / Timing Role: One buck powers sensor analog rail (2.8 V @ 2 A), second buck powers digital core (1.1 V @ 3 A); LDOs supply clock buffers and ADC references. Use Value: Programmable slew rate limits inrush current during hot-plug camera insertion, preventing brownout of host MCU and avoiding frame loss. |
| Surround-View System ECU | Radar Processing Unit |
Use Scenario: Supplies four independent camera processing channels in a 360° video stitching ECU with shared thermal envelope. IC Role / Device Role / Timing Role: Dual-phase buck powers FPGA fabric (1.2 V), LDOs supply MIPI CSI-2 transceivers (1.8 V) and flash memory interface (3.3 V). Use Value: Remote differential sensing maintains <±15 mV output deviation across 40 mm PCB traces, eliminating need for point-of-load DC/DCs and saving board area. |
Use Scenario: Provides tightly regulated, low-noise power to millimeter-wave radar SoCs requiring ultra-low phase noise clocks. IC Role / Device Role / Timing Role: Buck regulators supply RF front-end (1.8 V @ 2.5 A) and DSP core (1.0 V @ 3 A); LDOs deliver clean 1.2 V to PLL VCO and 3.3 V to ADC reference. Use Value: 82 µVrms LDO output noise prevents spurious sidebands in radar chirp signals, preserving range resolution and clutter rejection performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65910A3RSLR | Single 3-A buck + 3 LDOs; no dual-phase capability; lower max input voltage (5.5 V vs. LP873300RHDRQ1's 5.5 V same); lacks remote sensing. | Targeted at mid-tier infotainment with lower current demands; not suitable for 6-A dual-phase loads. | Select when system load stays below 3 A and board space permits separate LDO placement. |
| MAX20012ATP/V+T | Two 3-A bucks only (no integrated LDOs); requires external LDOs for auxiliary rails; higher quiescent current (15 µA vs. 9 µA standby). | Used where LDO count/functionality is handled externally; better for thermally constrained radar modules needing only buck regulation. | Select when LDO requirements are minimal or already satisfied by discrete regulators, and thermal budget favors separate devices. |
Compared with TPS65910A3RSLR and MAX20012ATP/V+T, the LP873300RHDRQ1 uniquely integrates dual-phase buck control with remote sensing and dual LDOs in one AEC-Q100 Grade 1 package - enabling compact, high-accuracy power delivery for next-gen ADAS vision and radar ECUs without external compensation components.
Availability
LP873300RHDRQ1 is available at Aetrix Electronics and suitable for automotive head unit, camera module, and surround-view ECU designs requiring stable component supply, long-term automotive qualification, and full production traceability.
Supply support for LP873300RHDRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with deep expertise in automotive-grade power management solutions.
The LP8733xx-Q1 product line was designed specifically for ADAS domain controllers and vision systems, delivering integrated, AEC-Q100-compliant power with advanced sequencing, diagnostics, and EMI mitigation features.
FAQ
What is the maximum supported external clock frequency for LP873300RHDRQ1 synchronization?
The LP873300RHDRQ1 accepts external clock inputs from 1 MHz to 24 MHz, with required accuracy of ±30% of nominal frequency. The external clock must be selected so that resulting buck switching frequency remains above 1.7 MHz. Clock detection includes 1.8 µs missing-clock delay and 600 µs internal-to-external clock change delay. This ensures robust synchronization for noise-sensitive radar and camera timing domains in the LP873300RHDRQ1.
Does LP873300RHDRQ1 support independent voltage programming for each buck converter?
Yes, LP873300RHDRQ1 supports fully independent output voltage programming for Buck 0 and Buck 1 via I²C registers. Each buck can be set to any value between 0.7 V and 3.36 V in programmable step sizes (10 mV below 0.73 V, 5 mV from 0.73–1.4 V, 20 mV above 1.4 V). This enables asymmetric rail generation for heterogeneous SoCs - a key capability confirmed in the LP873300RHDRQ1 datasheet Section 6.5.
How does LP873300RHDRQ1 handle overcurrent protection in dual-phase mode?
In dual-phase mode, LP873300RHDRQ1 implements per-phase forward current limiting (ILIM FWD) with programmable threshold from 1.5 A to 4 A and ±5% to ±20% accuracy depending on input voltage. Negative current limit (ILIM NEG) is also per-phase (1.6–3.0 A). Current balancing maintains ≤10% mismatch between phases above 1 mA load. These protections are active and verified in the LP873300RHDRQ1 electrical characteristics table.
Can LP873300RHDRQ1 operate with only one buck enabled while keeping LDOs active?
Yes, LP873300RHDRQ1 supports mixed-mode operation: either buck converter can be independently enabled or disabled via I²C or EN pin assertion, while LDO0 and LDO1 remain fully functional. When a buck is disabled, its SW pin floats and FB pin retains its configured voltage setting. This flexibility is documented in the LP873300RHDRQ1 pin functions table and functional description section.
What is the minimum output capacitance required per buck phase in LP873300RHDRQ1 designs?
LP873300RHDRQ1 requires minimum effective output capacitance of 10 µF per buck phase (COUT_BUCK), with recommended range of 22–500 µF. Total buck output capacitance (COUT-TOTAL_BUCK) includes local and point-of-load capacitors. Slew rate programming depends on total capacitance - e.g., SLEW_RATEx=100 requires <250 µF per phase. These values are specified in the LP873300RHDRQ1 Electrical Characteristics table.
LP873300RHDRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 0.7V ~ 3.36V, 3A
- Voltage/Current - Output 2:
- 0.7V ~ 3.36V, 3A
- Voltage/Current - Output 3:
- 0.8V ~ 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 28-VQFN (5x5)
LP873300RHDRQ1 FAQ
1.How can I place an order for LP873300RHDRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP873300RHDRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP873300RHDRQ1 reliable?
The price and inventory of LP873300RHDRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP873300RHDRQ1 is usually 5 days.
3.What payment methods are accepted for LP873300RHDRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP873300RHDRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP873300RHDRQ1?
LP873300RHDRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP873300RHDRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP873300RHDRQ1?
For technical support, including LP873300RHDRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP873300RHDRQ1 requirements.
6.How does Aetrix verify that LP873300RHDRQ1 is sourced from the original manufacturer or authorized distributors?
All LP873300RHDRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP873300RHDRQ1 meets industry standards.
7.What is the process for return or replacement of LP873300RHDRQ1?
All LP873300RHDRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LP873300RHDRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP873300RHDRQ1 part is unused and in its original packaging.
Return procedure for LP873300RHDRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP873300RHDRQ1 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
