Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear + Switching

Texas Instruments LP87332DRHDR

Name: LP87332DRHDR
Brand: Texas Instruments
SKU: LP87332DRHDR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LP87332DRHDR

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - Linear + Switching

Package:: 28-VFQFN Exposed Pad

Datasheet:: LP87332DRHDR.pdf

Description:: IC REG QUAD BUCK/LNR 2MHZ 28VQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,245

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LP87332DRHDR from Texas Instruments is a dual high-current buck converter and dual linear regulator IC designed for industrial power management. It integrates two 3-A DC/DC buck converters (0.7–3.36 V output) and two 300-mA LDOs (0.8–3.3 V), all operating from 2.8–5.5 V input, with 2-MHz switching frequency, programmable slew rate (0.5–10 mV/µs), and I²C control - deployed in programmable logic controllers and industrial HMIs.

For engineers reviewing the LP87332DRHDR datasheet, LP87332DRHDR pinout, LP87332DRHDR application, or LP87332DRHDR equivalent, this page delivers verified electrical specs, thermal metrics, I²C timing compliance, remote sensing capability, and protection features including overtemperature warning, short-circuit detection, and PGOOD programmability - critical for robust industrial power sequencing and POL accuracy.

Technical Context

The LP87332DRHDR implements auto-mode PWM/PFM operation to maintain high efficiency across 1 mA–3 A load range, with phase interleaving and spread-spectrum modulation to reduce EMI. Its dual-buck architecture supports independent voltage programming, soft-start control, and load-current measurement without external sense resistors.

Remote voltage sensing on FB_B0/FB_B1 pins compensates for IR drop to improve point-of-load regulation accuracy; the CLKIN pin enables external clock synchronization (1–24 MHz) or serves as GPO2, while nINT provides maskable interrupt signaling and PGOOD offers configurable power-good assertion timing (800 µs gating).

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.8 V to 5.5 V - supports single-supply operation from common industrial rails (3.3 V, 5 V)
Buck Output Current	3 A per channel - sufficient for FPGA core or microprocessor I/O rail delivery
LDO Output Current	300 mA per channel - suitable for low-noise analog or interface circuitry
Switching Frequency	1.8–2.2 MHz - enables compact filter design with ≤0.47 µH inductors
Thermal Resistance	R_θJA = 36.7 °C/W - validated for 5 mm × 5 mm VQFN package with thermal pad grounding
I²C Interface Speed	Up to 3.4 MHz (High-Speed mode) - enables fast configuration and telemetry polling
Operating Temperature	−40°C to +125°C ambient - qualified for extended industrial environments

Pinout & Package

LP87332DRHDR uses a 28-pin, 5.00 mm × 5.00 mm VQFN package with wettable flanks and exposed thermal pad connected to PCB ground plane via multiple vias for optimal thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
VIN_B0 / VIN_B1	Buck input supply	Separate pins for each buck stage; must be externally tied and locally bypassed - avoids internal coupling during transient loads
SW_B0 / SW_B1	Buck switch node	Connects to external inductor; requires low-inductance layout to minimize switching losses and EMI
FB_B0 / FB_B1	Remote voltage feedback	Enables point-of-load sensing - improves output regulation accuracy by compensating PCB trace IR drop
VOUT_LDO0 / VOUT_LDO1	LDO regulated output	Low-noise outputs; support 0.8–3.3 V programmable range with 100-mV step resolution
EN	Global enable input	Active-high logic control; initiates synchronized startup sequence for all regulators and GPOs
nINT	Open-drain interrupt	Signals fault conditions (OVP, UVLO, thermal warning); requires external pullup to VANA
PGOOD	Power-good indicator	Asserts after 800 µs post-enable or voltage change - confirms stable regulation before system release
SCL / SDA	I²C serial interface	Supports Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), and High-Speed (3.4 MHz) modes

Key Features

Feature	Design Value
Programmable output slew rate	0.47–10 mV/µs - minimizes in-rush current and output overshoot during startup/voltage transitions
Load-current measurement	Integrated sensing (0–10.22 A range, 20-mA LSB) - eliminates need for external current-sense resistors
Spread-spectrum & phase interleaving	Reduces peak EMI amplitude by distributing energy across frequency band - simplifies EMC filtering
Overtemperature warning & shutdown	Configurable die temperature thresholds (115–147°C warning; 140–160°C shutdown) with 20°C hysteresis
Output short-circuit protection	Detects buck short at ≤440 mV and LDO short at ≤450 mV - triggers automatic shutdown and fault reporting

Applications

Programmable Logic Controller (PLC) Power Supply	Industrial HMI Display Backlight & Interface Rails
Use Scenario: Powers FPGA logic core, I/O banks, and communication peripherals in DIN-rail mounted PLCs requiring wide-temperature operation and high reliability. IC Role / Device Role / Timing Role: Dual-buck channels deliver 1.2 V @ 3 A (core) and 3.3 V @ 3 A (I/O); dual LDOs supply 2.5 V @ 300 mA (ADC reference) and 1.8 V @ 300 mA (USB PHY). Use Value: Remote sensing maintains ±2% output accuracy at point-of-load under 200-mV IR drop; PGOOD sequencing ensures safe boot order before FPGA configuration.	Use Scenario: Supplies segmented LED backlight drivers and touch controller interface in factory-floor HMIs exposed to vibration, dust, and thermal cycling. IC Role / Device Role / Timing Role: One buck powers 5-V backlight boost stage; second buck supplies 3.3-V display interface; LDOs provide noise-sensitive 1.2-V touchscreen controller and 3.3-V USB transceiver rails. Use Value: Spread-spectrum mode reduces conducted EMI below CISPR 22 Class B limits; thermal warning flag allows graceful degradation before shutdown.
Industrial Ethernet Gateway Power Tree	Robotic Arm Motion Controller Auxiliary Rails
Use Scenario: Generates isolated and non-isolated rails for ARM-based gateway SoCs, PHYs, and security co-processors in time-sensitive networking (TSN) applications. IC Role / Device Role / Timing Role: Buck0 supplies 1.1 V @ 3 A to Cortex-A processor; Buck1 supplies 1.8 V @ 3 A to DDR3L memory; LDO0/LDO1 power 3.3-V Ethernet PHY and 2.5-V crypto accelerator. Use Value: I²C programmability enables dynamic voltage scaling (DVS) during low-power states; CLKIN synchronization aligns switching edges with TSN packet timing.	Use Scenario: Provides auxiliary bias rails for position encoder interfaces, CAN transceivers, and safety-monitoring circuits in servo drive modules. IC Role / Device Role / Timing Role: Buck regulators supply 5-V encoder excitation and 3.3-V CAN FD transceiver; LDOs deliver ultra-low-noise 3.3-V sensor ADC reference and 1.2-V FPGA configuration rail. Use Value: PSRR >53 dB at 10 kHz suppresses switching noise from buck stages; <82 µVrms LDO output noise prevents encoder signal corruption.

Programmable Logic Controller (PLC) Power Supply

Industrial HMI Display Backlight & Interface Rails

Use Scenario: Powers FPGA logic core, I/O banks, and communication peripherals in DIN-rail mounted PLCs requiring wide-temperature operation and high reliability.

IC Role / Device Role / Timing Role: Dual-buck channels deliver 1.2 V @ 3 A (core) and 3.3 V @ 3 A (I/O); dual LDOs supply 2.5 V @ 300 mA (ADC reference) and 1.8 V @ 300 mA (USB PHY).

Use Value: Remote sensing maintains ±2% output accuracy at point-of-load under 200-mV IR drop; PGOOD sequencing ensures safe boot order before FPGA configuration.

Use Scenario: Supplies segmented LED backlight drivers and touch controller interface in factory-floor HMIs exposed to vibration, dust, and thermal cycling.

IC Role / Device Role / Timing Role: One buck powers 5-V backlight boost stage; second buck supplies 3.3-V display interface; LDOs provide noise-sensitive 1.2-V touchscreen controller and 3.3-V USB transceiver rails.

Use Value: Spread-spectrum mode reduces conducted EMI below CISPR 22 Class B limits; thermal warning flag allows graceful degradation before shutdown.

Industrial Ethernet Gateway Power Tree

Robotic Arm Motion Controller Auxiliary Rails

Use Scenario: Generates isolated and non-isolated rails for ARM-based gateway SoCs, PHYs, and security co-processors in time-sensitive networking (TSN) applications.

IC Role / Device Role / Timing Role: Buck0 supplies 1.1 V @ 3 A to Cortex-A processor; Buck1 supplies 1.8 V @ 3 A to DDR3L memory; LDO0/LDO1 power 3.3-V Ethernet PHY and 2.5-V crypto accelerator.

Use Value: I²C programmability enables dynamic voltage scaling (DVS) during low-power states; CLKIN synchronization aligns switching edges with TSN packet timing.

Use Scenario: Provides auxiliary bias rails for position encoder interfaces, CAN transceivers, and safety-monitoring circuits in servo drive modules.

IC Role / Device Role / Timing Role: Buck regulators supply 5-V encoder excitation and 3.3-V CAN FD transceiver; LDOs deliver ultra-low-noise 3.3-V sensor ADC reference and 1.2-V FPGA configuration rail.

Use Value: PSRR >53 dB at 10 kHz suppresses switching noise from buck stages; <82 µVrms LDO output noise prevents encoder signal corruption.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-buck + dual-LDO power management applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS65218D0RSLR	Single 3-A buck + three 1-A bucks + four LDOs; no remote sensing; 2.7–5.5 V input; 1.2–2.2 MHz switching	Higher integration for AM335x/AM437x SoCs; lacks programmable slew rate and load-current measurement	Choose for SoC-specific PMIC needs where footprint and feature count outweigh flexibility
LP87322ARHDR	Same family, pin-compatible variant with reduced LDO current (150 mA vs 300 mA); identical buck specs and pinout	Lower-cost option when LDO loads ≤150 mA; shares same layout but requires firmware validation for LDO current limits	Choose when LDO loading is light and cost sensitivity is higher than margin headroom

Compared with TPS65218D0RSLR and LP87322ARHDR, the LP87332DRHDR uniquely combines 3-A dual buck, 300-mA dual LDO, remote sensing, and integrated current measurement in a thermally optimized 5-mm VQFN - making it optimal for industrial systems demanding precision POL regulation, EMI control, and diagnostic visibility without added components.

Availability

LP87332DRHDR is available at Aetrix Electronics and suitable for programmable logic controllers, industrial HMIs, Ethernet gateways, robotic motion controllers, and ruggedized edge computing platforms requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LP87332DRHDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of industrial-grade reliability validation.

The LP87332DRHDR belongs to TI's LP873x series of highly integrated, I²C-programmable power management ICs engineered specifically for industrial automation, process control, and harsh-environment edge devices requiring high efficiency, thermal resilience, and functional safety readiness.

FAQ

What is the maximum supported external clock frequency for LP87332DRHDR synchronization?

The LP87332DRHDR accepts an external clock input (CLKIN pin) from 1 MHz to 24 MHz in 1-MHz steps. The device requires the external clock to maintain buck switching frequency above 1.7 MHz; therefore, frequencies up to 24 MHz are fully supported and validated per TI SNVSAU6A datasheet Section 6.5. This enables precise timing alignment in time-sensitive industrial networks like TSN or EtherCAT.

Does LP87332DRHDR support remote voltage sensing on both buck regulators?

Yes, LP87332DRHDR supports remote voltage sensing on both buck regulators via dedicated FB_B0 and FB_B1 pins. These inputs compensate for IR drop between the regulator output and point-of-load, improving DC output voltage accuracy to ±2% across line, load, and temperature - a key capability confirmed in Section 7.3 and Table 7-1 of the official datasheet.

What protection features are integrated into LP87332DRHDR?

LP87332DRHDR integrates overtemperature warning (115–147°C configurable), thermal shutdown (140–160°C), VANA overvoltage/undervoltage lockout, buck and LDO short-circuit detection (≤440 mV and ≤450 mV thresholds), output overvoltage/undervoltage monitoring for PGOOD, and programmable current limiting per buck phase - all documented in Sections 6.5 and 7.3 of the TI datasheet.

Can LP87332DRHDR measure load current without external sense resistors?

Yes, LP87332DRHDR provides integrated load-current measurement for both buck regulators with 20-mA LSB resolution and full-scale range up to 10.22 A. Measurement accuracy is <10% for IOUT > 1 A, and the function operates automatically in PFM mode (with brief PWM transition) or continuously in forced PWM mode - as specified in Section 6.5 of the TI datasheet.

What is the thermal performance of LP87332DRHDR in its VQFN package?

LP87332DRHDR in the RHD (28-pin VQFN, 5 mm × 5 mm) package has R_θJA = 36.7 °C/W, R_θJB = 8.9 °C/W, and R_θJCbot = 2.2 °C/W. These values assume proper PCB layout with thermal pad connected to ground plane via ≥4 thermal vias - enabling reliable operation at 3-A continuous load in −40°C to +125°C ambient per Section 6.4 of the TI datasheet.

LP87332DRHDR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 28-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Topology:: Step-Down (Buck) (2), Linear (LDO) (2)

Number of Outputs:: 4

Frequency - Switching:: 2MHz

Voltage/Current - Output 1:: 0.7V ~ 3.36V, 3A

Voltage/Current - Output 2:: 0.7V ~ 3.36V, 3A

Voltage/Current - Output 3:: 0.8V ~ 3.3V, 300mA

w/LED Driver:: No

w/Supervisor:: No

w/Sequencer:: No

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount, Wettable Flank

Supplier Device Package:: 28-VQFN (5x5)

LP87332DRHDR FAQ

1.How can I place an order for LP87332DRHDR through Aetrix?

Please submit a Request for Quotation (RFQ) for LP87332DRHDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LP87332DRHDR reliable?

The price and inventory of LP87332DRHDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP87332DRHDR is usually 5 days.

3.What payment methods are accepted for LP87332DRHDR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP87332DRHDR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LP87332DRHDR?

LP87332DRHDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LP87332DRHDR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LP87332DRHDR?

For technical support, including LP87332DRHDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP87332DRHDR requirements.

6.How does Aetrix verify that LP87332DRHDR is sourced from the original manufacturer or authorized distributors?

All LP87332DRHDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP87332DRHDR meets industry standards.

7.What is the process for return or replacement of LP87332DRHDR?

All LP87332DRHDR units undergo pre-shipment inspection (PSI). If there is an issue with LP87332DRHDR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LP87332DRHDR part is unused and in its original packaging.

Return procedure for LP87332DRHDR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…