Texas Instruments LP87522BRNFRQ1
- Part No.:
- LP87522BRNFRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 26-VFQFN Exposed Pad
- Datasheet:
-
LP87522BRNFRQ1.pdf
- Description:
- IC REG BUCK ADJ 4A/9A 26VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,543
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP87522BRNFRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive buck converter IC with four integrated MOSFETs, configured as one 3-phase and one 1-phase output rail. It delivers up to 9.0 A (3-phase) and 4.0 A (1-phase) at 2.8–5.5 V input, 0.6–3.36 V programmable output, and 2 MHz switching frequency. It powers infotainment SoCs and radar processors requiring tight voltage accuracy (±2% DC), low ripple (≤4 mVp-p), and dynamic load response (±40 mV for 1-µs steps).
For engineers reviewing the LP87522BRNFRQ1 datasheet, LP87522BRNFRQ1 pinout, LP87522BRNFRQ1 application, or LP87522BRNFRQ1 equivalent, this page provides verified technical context, validated pin functions, confirmed multi-phase configuration behavior, real-world automotive power sequencing requirements, and direct alternative comparisons - all grounded in TI's SNVSB23 production datasheet.
Technical Context
The LP87522BRNFRQ1 implements automatic PWM-to-PFM mode transition and phase shedding/adding (e.g., 3→2-phase at 1.5 A, 2→1-phase at 0.7 A) to maintain high efficiency across 0.1–9 A load range. Its four independent buck cores support configurable interleaving, remote differential sensing per multiphase rail, and synchronized external clock input (1–24 MHz) to minimize EMI.
It integrates I²C interface (up to 3.4 MHz), three programmable GPIOs (EN1/EN2/EN3), interrupt masking, PGOOD with adjustable delay (4 µs to 13 ms), and comprehensive protection including overtemperature warning (115–147 °C), thermal shutdown (140–160 °C), OVP/UVLO on VANA, and per-phase forward/negative current limiting (1.5–5 A / 1.6–2.4 A).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V to 5.5 V - supports wide automotive battery rail variation including cold-crank conditions. |
| Output Voltage Range | 0.6 V to 3.36 V - covers core voltages for modern ADAS SoCs, DSPs, and FPGAs. |
| Max Output Current | 9.0 A (3-phase rail) + 4.0 A (1-phase rail) - enables dual-rail power delivery without external controllers. |
| Switching Frequency | 1.8–2.2 MHz - allows compact 0.47 µH inductors and reduces EMI fundamental frequency. |
| I²C Speed Support | Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), High-Speed (3.4 MHz) - enables fast register programming during boot and runtime reconfiguration. |
| DC Output Accuracy | ±2% (VOUT ≥1 V, PWM mode) - ensures stable processor core voltage under line/load/temperature variation. |
| Thermal Rating | Ambient: –40°C to +125°C; Junction: up to +140°C - qualified for engine bay–adjacent placement in radar/camera modules. |
Pinout & Package
VQFN-HR (26-pin) package, 4.50 mm × 4.00 mm body size, with exposed thermal pad for enhanced thermal dissipation in automotive environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW_B0–SW_B3 | Buck switch nodes | Four independent high-side/low-side FET outputs - SW_B0/B1/B2 form 3-phase rail; SW_B3 is standalone 1-phase rail. |
| FB_B0–FB_B3 | Output voltage feedback inputs | Per-phase resistive divider inputs; FB_B1/FB_B3 also serve as negative sense for BUCK0/BUCK2 in multiphase configs. |
| VIN_B0–VIN_B3 | Independent input power pins | Must be externally tied together and locally bypassed - prevents internal coupling between phases. |
| EN1/EN2/EN3 | Configurable enable/GPIO pins | Control startup sequencing of individual rails or act as general-purpose outputs for external load switches/reset signals. |
| SDA/SCL | I²C bidirectional data/clock | Support full-speed communication with host MCU; open-drain with internal pull-up capability. |
| PGOOD | Power-good status output | Programmable debounce (4 µs–13 ms); asserts after soft-start and voltage regulation is stable. |
| nINT | Interrupt request output | Open-drain signal indicating fault events (OCP, OTP, UVLO) or status changes with maskable sources. |
Key Features
| Feature | Design Value |
|---|---|
| Configurable multi-phase topology | Fixed 3+1 phase assignment - eliminates need for external phase controllers in radar/infotainment SoC power trees. |
| Remote differential voltage sensing | Compensates IR drop between regulator output and point-of-load - maintains ±2% accuracy at SoC VDD pins. |
| Auto phase shedding/adding | Reduces switching losses at light loads (e.g., 3→2 phase at 1.5 A) while preserving transient response. |
| Integrated current measurement | 20 mA LSB resolution, <10% error above 1 A - enables real-time rail current monitoring without external sense resistors. |
| Programmable slew rate control | Adjustable 0.47–15 mV/µs output ramp - prevents overshoot/in-rush during startup and voltage transitions. |
Applications
| Radar Sensor Module Power | Automotive Infotainment SoC Core Rail |
|---|---|
Use Scenario: Powers 77-GHz radar transceiver ASIC requiring clean, sequenced 1.0 V core and 1.8 V I/O rails under vibration and temperature cycling. IC Role / Device Role / Timing Role: Dual-rail buck controller delivering 9 A (3-phase) to core and 4 A (1-phase) to I/O, with synchronized soft-start and PGOOD handshaking. Use Value: Eliminates discrete PMIC + sequencer; achieves <±40 mV load transient response at 1-µs edge rates per TI test conditions. |
Use Scenario: Supplies quad-core ARM-based infotainment processor with dynamic DVFS, requiring rapid voltage scaling and rail coordination. IC Role / Device Role / Timing Role: Configured as 3-phase + 1-phase to deliver scalable core (1.1 V) and memory (1.2 V) rails with I²C-controlled voltage updates. Use Value: Enables sub-100 µs voltage transitions via programmable slew rate and phase shedding - critical for low-latency performance states. |
| Digital Cluster Display Power | ADAS Camera Image Signal Processor (ISP) |
Use Scenario: Powers TFT-LCD controller and GPU in digital instrument cluster where EMI must be minimized near CAN/LIN buses. IC Role / Device Role / Timing Role: Uses spread-spectrum mode and 2 MHz fixed-frequency operation to shift noise away from sensitive bands; EN1/EN2 control rail sequencing. Use Value: Meets CISPR-25 Class 5 radiated emissions limits without added shielding - validated in TI reference designs. |
Use Scenario: Supplies high-current ISP and image sensor interface (MIPI CSI-2) in rear-view camera module operating at –40°C to +105°C ambient. IC Role / Device Role / Timing Role: Provides 3-phase 1.0 V core rail (9 A) and 1-phase 2.8 V I/O rail (4 A), with thermal warning (125°C) and shutdown (150°C) protection. Use Value: Sustains full load at 105°C ambient due to 1.4°C/W bottom-side thermal resistance - avoids derating in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP87523BRNFRQ1 | Fixed 2-phase + two 1-phase outputs - no 3+1 configuration; identical pinout and package. | Suitable for dual-core SoCs needing independent 2-A rails instead of high-current single rail. | Select when system requires isolated 1-A rails rather than aggregated 9-A capacity on one rail. |
| TPS65917B1ZWSR | Single-chip PMIC with 4 buck converters (max 3 A each), LDOs, and battery charger - no multi-phase interleaving. | Targets infotainment head units with mixed analog/digital/USB power needs, not radar-level current density. | Choose when integrating battery management, audio codecs, or USB OTG alongside core power - not for >4 A per rail. |
Compared with LP87523BRNFRQ1 and TPS65917B1ZWSR, the LP87522BRNFRQ1 uniquely delivers 9 A on a single 3-phase rail with interleaved switching - enabling smaller magnetics, lower ripple, and higher efficiency at mid-to-high loads than discrete or non-interleaved alternatives.
Availability
LP87522BRNFRQ1 is available at Aetrix Electronics and suitable for automotive infotainment, radar sensor modules, and digital cluster display applications requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for LP87522BRNFRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with deep expertise in automotive power management ICs.
The LP8752x-Q1 product line was designed specifically for next-generation automotive ADAS and infotainment platforms, addressing high-current, low-voltage, multi-rail power delivery with integrated sequencing, diagnostics, and functional safety features.
FAQ
What is the exact multi-phase configuration supported by the LP87522BRNFRQ1?
The LP87522BRNFRQ1 is factory-configured for one 3-phase output (BUCK0–BUCK2) and one independent 1-phase output (BUCK3). This configuration is fixed and cannot be reprogrammed to 4-phase or 2+2-phase modes - only LP87521-Q1 (4-phase), LP87523-Q1 (2+1+1), and LP87525-Q1 (2+2) support alternate topologies. The LP87522BRNFRQ1 datasheet explicitly defines this as its sole operational mode.
Does the LP87522BRNFRQ1 support external clock synchronization, and what frequency range is valid?
Yes, the LP87522BRNFRQ1 supports external clock synchronization via the CLKIN pin. Valid input frequencies range from 1 MHz to 24 MHz, with ±30% accuracy tolerance. The device detects missing clocks within 1.8 µs and transitions to internal oscillator within 600 µs after valid clock detection - ensuring robust timing in noisy automotive environments where crystal stability may degrade.
How does the LP87522BRNFRQ1 handle load transient response for its 3-phase rail?
The LP87522BRNFRQ1 achieves ±40 mV load transient response on its 3-phase rail for 0.1–6 A steps with 1-µs edge rates, per TI's electrical characteristics table. This performance relies on phase interleaving, programmable slew rate (configurable down to 0.47 mV/µs), and active current balancing (<10% mismatch). No external compensation components are required - the loop is fully integrated and factory-tuned.
What protection features are implemented per phase in the LP87522BRNFRQ1?
Each buck phase in the LP87522BRNFRQ1 includes independent forward current limiting (1.5–5 A programmable range), negative current limiting (1.6–2.4 A), and thermal monitoring. Additionally, the device monitors total die temperature for warning (115–147 °C) and shutdown (140–160 °C), plus VANA OVP/UVLO (5.6–6.1 V / 2.51–2.75 V) and per-rail PGOOD with adjustable thresholds - all documented in Section 7.5 of the SNVSB23 datasheet.
Can the LP87522BRNFRQ1's GPIO pins be used for power sequencing of external regulators?
Yes, EN1, EN2, and EN3 on the LP87522BRNFRQ1 are configurable as GPIOs or enable inputs. They support push-pull or open-drain outputs with 2 mA drive strength and can be programmed via I²C to assert in precise startup/shutdown sequences - for example, enabling an external LDO after the 3-phase rail reaches regulation. TI's application note SLVAE37 confirms this use case for coordinating multi-PMIC systems.
LP87522BRNFRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 26-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 3.36V
- Current - Output:
- 4A, 9A
- Frequency - Switching:
- 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 26-VQFN-HR (4.5x4)
LP87522BRNFRQ1 FAQ
1.How can I place an order for LP87522BRNFRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP87522BRNFRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP87522BRNFRQ1 reliable?
The price and inventory of LP87522BRNFRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP87522BRNFRQ1 is usually 5 days.
3.What payment methods are accepted for LP87522BRNFRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP87522BRNFRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP87522BRNFRQ1?
LP87522BRNFRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP87522BRNFRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP87522BRNFRQ1?
For technical support, including LP87522BRNFRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP87522BRNFRQ1 requirements.
6.How does Aetrix verify that LP87522BRNFRQ1 is sourced from the original manufacturer or authorized distributors?
All LP87522BRNFRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP87522BRNFRQ1 meets industry standards.
7.What is the process for return or replacement of LP87522BRNFRQ1?
All LP87522BRNFRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LP87522BRNFRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP87522BRNFRQ1 part is unused and in its original packaging.
Return procedure for LP87522BRNFRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP87522BRNFRQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

