Texas Instruments LP87524TRNFTQ1
- Part No.:
- LP87524TRNFTQ1
- Manufacturer:
- Texas Instruments
- Package:
- 26-PowerVFQFN
- Datasheet:
-
LP87524TRNFTQ1.pdf
- Description:
- IC REG BUCK ADJ 26VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP87524TRNFTQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-grade quad-buck DC/DC converter IC configured exclusively for four independent 1-phase outputs, each delivering up to 4.0 A at VIN ≥3 V (3.0 A at 2.8–3 V), with programmable 0.6–3.36 V output voltage, 2 MHz switching frequency, and I²C interface supporting up to 3.4 MHz. It powers infotainment SoCs, ADAS camera sensors, and cluster displays requiring tightly regulated, low-noise, phase-isolated rails.
For engineers reviewing the LP87524TRNFTQ1 datasheet, LP87524TRNFTQ1 pinout, LP87524TRNFTQ1 application, or LP87524TRNFTQ1 equivalent, key selection criteria include per-phase current capability (4 A max), 1-phase-only configuration flexibility, automotive thermal robustness (–40°C to +125°C ambient), and integrated current sensing without external resistors.
Technical Context
The LP87524TRNFTQ1 implements four fully independent synchronous buck regulators-each with dedicated high-side (29–65 mΩ) and low-side (17–35 mΩ) FETs, individual feedback (FB_B0–FB_B3), input (VIN_B0–VIN_B3), and switch-node (SW_B0–SW_B3) pins-enabling true rail isolation and independent sequencing. Its AUTO mode dynamically transitions between PFM (for light-load efficiency) and PWM (for regulation accuracy), with programmable slew rate (0.47–10 mV/µs) and soft-start timing (200 µs to 0.35 V).
Control is executed via a 3.4-MHz-capable I²C interface with interrupt (nINT), power-good (PGOOD), reset (NRST), and three configurable GPIOs (EN1–EN3), while remote differential sensing supports point-of-load accuracy. Thermal warning (115–147°C) and shutdown (140–160°C) thresholds ensure operation within AEC-Q100 Grade 1 limits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Four independent 1-phase buck converters - enables isolated power domains for multi-rail SoCs without phase coupling. |
| Max Output Current per Phase | 4.0 A (VIN ≥3 V); 3.0 A (2.8 V ≤VIN <3 V) - defines maximum single-rail load capacity under automotive input conditions. |
| Output Voltage Range | 0.6 V to 3.36 V in 5–20 mV steps - supports core, I/O, and interface voltages for modern automotive processors and image sensors. |
| Switching Frequency | 1.8–2.2 MHz (typ. 2 MHz) - allows use of compact 0.47 µH inductors and reduces EMI in sensitive RF-adjacent layouts. |
| I²C Interface Speed | Up to 3.4 MHz (High-Speed mode) - enables fast register access for dynamic voltage scaling and real-time fault reporting. |
| Thermal Rating | AEC-Q100 Grade 1 (–40°C to +125°C ambient) - qualified for under-hood and dashboard-mounted automotive modules. |
| Current Sensing | Integrated per-phase measurement (20 mA LSB, <10% error above 1 A) - eliminates external sense resistors and PCB area for load monitoring. |
Pinout & Package
The LP87524TRNFTQ1 is housed in a 26-pin VQFN-HR package (4.5 mm × 4.0 mm, 0.35 mm pitch) with exposed thermal pad. Pin functions are electrically isolated per buck channel to support independent routing and grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB_B0–FB_B3 | Per-phase voltage feedback inputs | Enable precise closed-loop regulation per rail; FB_B1/FB_B3 also serve as negative feedback for adjacent rails in alternate configurations. |
| VIN_B0–VIN_B3 | Independent input power pins | Must be externally tied together and locally bypassed - prevents internal coupling and supports layout optimization per phase. |
| SW_B0–SW_B3 | Per-phase switch-node outputs | Connect directly to inductor; require tight loop area with PGND_B01/PGND_B23 to minimize EMI and voltage spikes. |
| EN1–EN3 | Configurable enable/GPIO pins | Support independent rail enable/disable or dual-voltage selection; internal pulldown (500 kΩ) ensures defined state at power-up. |
| SDA/SCL/nINT/PGOOD | I²C data/clock, interrupt, and power-good signals | Open-drain outputs (nINT, PGOOD) require external pullups; SDA/SCL tolerate 1.65–3.6 V logic levels across all I²C modes. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent 1-phase buck regulators | Eliminates cross-regulation between rails - critical for mixed-signal SoCs where noise on one domain must not affect ADC or PLL performance. |
| Programmable output slew rate (0.47–10 mV/µs) | Prevents overshoot during startup/voltage change and controls inrush current into large POL capacitors (up to 1000 µF total). |
| Integrated per-phase current measurement | Enables real-time load monitoring and overcurrent protection without adding 4× sense resistors, saving BOM cost and board space. |
| Automotive-grade thermal protection | Configurable die temperature warning (115–147°C) and shutdown (140–160°C) with 20°C hysteresis - meets ASIL-B functional safety requirements. |
| I²C with 3.4 MHz High-Speed mode | Reduces configuration time by >3× vs standard mode - essential for fast boot sequences in infotainment and ADAS systems. |
Applications
| Infotainment Application Processor Power | ADAS Camera Sensor Rail |
|---|---|
Use Scenario: Powers quad-core ARM-based infotainment SoC with separate cores, GPU, memory I/O, and display interface rails. IC Role / Device Role / Timing Role: Four independent 1-phase buck regulators deliver isolated, sequenced, and slew-controlled 0.8 V (core), 1.1 V (GPU), 1.8 V (DDR I/O), and 3.3 V (LVDS interface) supplies. Use Value: Prevents voltage crosstalk during GPU burst loads from disrupting DDR timing or display pixel clock integrity. | Use Scenario: Supplies image sensor, ISP, and serializer in 77-GHz radar or surround-view camera module. IC Role / Device Role / Timing Role: Provides clean, low-noise 1.2 V (sensor analog), 1.8 V (ISP core), 2.8 V (sensor digital), and 3.3 V (serializer) rails with independent enable control. Use Value: Independent soft-start and slew control suppresses supply-induced image artifacts (e.g., banding, noise) during power-up. |
| Digital Cluster Display Power | Automotive Telematics Control Unit |
Use Scenario: Powers TFT-LCD controller, GPU, touch controller, and CAN transceiver in instrument cluster. IC Role / Device Role / Timing Role: Delivers 1.0 V (GPU), 1.2 V (LCD controller), 1.8 V (touch), and 5.0 V (CAN PHY) via external LDO - with PGOOD monitoring and fault masking. Use Value: Programmable PGOOD thresholds and interrupt masking allow safe boot sequencing even with variable load ramp rates. | Use Scenario: Supplies LTE modem baseband, GNSS receiver, eSIM, and vehicle bus interface in telematics unit. IC Role / Device Role / Timing Role: Generates 0.9 V (modem core), 1.1 V (GNSS), 1.8 V (eSIM), and 3.3 V (CAN/LIN transceivers) with independent ENx control for power-state management. Use Value: GPIO-configurable EN1–EN3 enable hardware-triggered sleep/wake transitions aligned with cellular network activity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP87523TRNFTQ1 | Configured for one 2-phase + two 1-phase outputs - shares same pinout but different internal phase mapping and current sharing. | Optimized for higher-current single rails (e.g., SoC core at 8 A) plus auxiliary rails; not suitable when full rail isolation is required. | Select LP87523TRNFTQ1 only if system requires one high-current rail (>4 A) paired with two low-current rails. |
| TPS65917B1ZWSR | Single-chip PMIC with 4 buck + 5 LDO + battery charger; lower per-buck current (3 A max), fixed 2.2 MHz fSW, no spread-spectrum. | Targets lower-power infotainment head units; lacks independent per-phase current sensing and remote sensing capability. | Choose TPS65917B1ZWSR for cost-sensitive designs needing integrated charging and LDOs, not isolated high-accuracy buck rails. |
Compared with LP87523TRNFTQ1 and TPS65917B1ZWSR, the LP87524TRNFTQ1 uniquely delivers four truly independent 1-phase rails with per-phase current measurement and programmable slew control - making it optimal for noise-sensitive, multi-domain automotive systems where rail coupling must be avoided.
Availability
LP87524TRNFTQ1 is available at Aetrix Electronics and suitable for automotive infotainment, ADAS camera modules, and digital instrument clusters requiring stable component supply across extended temperature and long production lifecycles.
Supply support for LP87524TRNFTQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive power management solutions, with decades of AEC-Q100 qualification expertise.
The LP8752x-Q1 product line was designed specifically for automotive processor power delivery - emphasizing multiphase flexibility, functional safety compliance, and robust operation in harsh vehicular environments.
FAQ
What is the maximum output current per phase for LP87524TRNFTQ1?
The LP87524TRNFTQ1 delivers up to 4.0 A per phase when input voltage is ≥3 V, and 3.0 A per phase at 2.8–3 V input. This is specified in the Electrical Characteristics table under IOUT for 1-phase output configuration. The device's four independent phases do not share current limit resources - each maintains its own forward current limit (1.5–5 A programmable range) and thermal monitoring.
Does LP87524TRNFTQ1 support remote voltage sensing?
Yes, LP87524TRNFTQ1 supports remote differential voltage sensing for each buck output using dedicated FB_Bx pins. This compensates for IR drop between the regulator output and point-of-load, improving output voltage accuracy - especially critical for low-voltage rails like 0.8 V CPU cores where ±20 mV tolerance is required.
Can LP87524TRNFTQ1 be synchronized to an external clock?
Yes, LP87524TRNFTQ1 accepts an external clock via the CLKIN pin (1–24 MHz nominal), enabling synchronization to system master clocks to reduce beat-frequency EMI. Clock detection includes 1.8 µs missing-clock delay and 20 µs debounce; valid clock detection triggers a 600 µs internal delay before switching to external clock source.
How does LP87524TRNFTQ1 handle thermal protection?
LP87524TRNFTQ1 features configurable thermal warning (115–147°C) and shutdown (140–160°C) thresholds with 20°C hysteresis. Warning events trigger an interrupt via nINT; shutdown forces all regulators off. These thresholds meet AEC-Q100 Grade 1 requirements and are monitored continuously regardless of operating mode (PWM or PFM).
Is LP87524TRNFTQ1 pin-compatible with other LP8752x-Q1 variants?
No, LP87524TRNFTQ1 is not pin-compatible with LP87521–LP87525-Q1 despite sharing the same VQFN-HR package and pin count. Internal phase mapping, current sharing logic, and register defaults differ - for example, FB_B1 serves as negative feedback for BUCK0 in LP87524TRNFTQ1 but has different routing in LP87522TRNFTQ1. Board redesign is required for substitution.
LP87524TRNFTQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 26-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 3.36V
- Current - Output:
- 4A, 4A, 4A, 4A
- Frequency - Switching:
- 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 26-VQFN-HR (4.5x4)
LP87524TRNFTQ1 FAQ
1.How can I place an order for LP87524TRNFTQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP87524TRNFTQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP87524TRNFTQ1 reliable?
The price and inventory of LP87524TRNFTQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP87524TRNFTQ1 is usually 5 days.
3.What payment methods are accepted for LP87524TRNFTQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP87524TRNFTQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP87524TRNFTQ1?
LP87524TRNFTQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP87524TRNFTQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP87524TRNFTQ1?
For technical support, including LP87524TRNFTQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP87524TRNFTQ1 requirements.
6.How does Aetrix verify that LP87524TRNFTQ1 is sourced from the original manufacturer or authorized distributors?
All LP87524TRNFTQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP87524TRNFTQ1 meets industry standards.
7.What is the process for return or replacement of LP87524TRNFTQ1?
All LP87524TRNFTQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LP87524TRNFTQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP87524TRNFTQ1 part is unused and in its original packaging.
Return procedure for LP87524TRNFTQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP87524TRNFTQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

