Texas Instruments LP87565CRNFTQ1
- Part No.:
- LP87565CRNFTQ1
- Manufacturer:
- Texas Instruments
- Package:
- 26-PowerVFQFN
- Datasheet:
-
LP87565CRNFTQ1.pdf
- Description:
- IC REG BUCK ADJ 16A QUAD 26VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP87565CRNFTQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive buck converter IC configured as two independent 2-phase outputs, delivering up to 8 A per output (16 A total) with 0.6 V–3.36 V programmable output voltage, 2 MHz switching frequency, and I²C interface supporting up to 3.4 MHz. It serves as a multi-phase power management solution for radar and camera domain controllers requiring tight voltage regulation and dynamic load response.
For engineers reviewing the LP87565CRNFTQ1 datasheet, LP87565CRNFTQ1 pinout, LP87565CRNFTQ1 application, or LP87565CRNFTQ1 equivalent, key selection criteria include its dual 2-phase topology, remote differential sensing capability, programmable slew rate (0.47–10 mV/µs), integrated current measurement, and automotive-grade thermal protection (125°C ambient, 150°C junction).
Technical Context
The LP87565CRNFTQ1 implements four synchronous buck converter cores arranged exclusively as two 2-phase outputs-enabling interleaved operation per rail to reduce input/output ripple and improve transient response. Each 2-phase rail supports independent voltage programming, phase shedding/addition thresholds, and PGOOD monitoring.
Its digital control architecture uses an internal PLL synchronized to either an internal RC oscillator or external CLKIN (1–24 MHz), enabling spread-spectrum mode and precise phase interleaving. The I²C interface provides full register access for configuration of slew rate, current limits (ILIM FWD: 1.5–5 A/phase), thermal warning (115–147°C), and GPIO remapping (EN1/EN2/EN3 as GPIO1–GPIO3).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Two independent 2-phase synchronous buck converters (8 A per rail, 16 A total) |
| Input Voltage Range | 2.8 V to 5.5 V - supports direct connection to automotive 3.3 V or 5 V rails without pre-regulation |
| Output Voltage Range | 0.6 V to 3.36 V in 5–20 mV steps - covers core voltages for ADAS SoCs and image signal processors |
| Switching Frequency | 1.8–2.2 MHz (typ. 2 MHz) - enables compact 0.47 µH inductors and low-profile ceramic output capacitors |
| I²C Interface Speed | Up to 3.4 MHz (High-Speed mode) - allows rapid configuration during boot or dynamic voltage scaling |
| Thermal Rating | AEC-Q100 Grade 1 (–40°C to +125°C ambient), thermal shutdown at 140–160°C - validated for under-hood infotainment and radar modules |
| Current Sensing | Integrated load-current measurement (20.47 A full-scale, 20 mA LSB, <10% error) - eliminates external sense resistors and PCB area |
Pinout & Package
VQFN-HR (RNF) 26-pin package, 4.50 mm × 4.00 mm body size, with exposed thermal pad for enhanced thermal dissipation in automotive environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW_B0, SW_B1, SW_B2, SW_B3 | Buck switch nodes | Four high-side/low-side FET switch outputs - grouped as SW_B0/SW_B1 for first 2-phase rail and SW_B2/SW_B3 for second 2-phase rail |
| FB_B0–FB_B3 | Feedback inputs | Positive feedback for each buck channel; FB_B1/FB_B3 also serve as negative (ground-side) feedback for adjacent rails in 2-phase configuration |
| VIN_B0–VIN_B3 | Input power pins | Independent input pins per phase - must be externally tied together and locally bypassed to minimize noise coupling between phases |
| PGND_B01, PGND_B23 | Power ground terminals | Separate ground paths: PGND_B01 for BUCK0/BUCK1 (first 2-phase rail), PGND_B23 for BUCK2/BUCK3 (second 2-phase rail) |
| EN1, EN2, EN3 | Configurable enable/GPIO | Three multi-function pins - can drive external regulators, load switches, or processor reset signals; support programmable voltage-level selection |
| SDA, SCL, nINT, NRST, CLKIN | Digital interface & control | I²C bidirectional data/clock, open-drain interrupt, active-low reset, and optional external clock input for synchronization |
Key Features
| Feature | Design Value |
|---|---|
| Remote differential voltage sensing | Compensates IR drop between regulator output and point-of-load (POL), improving DC accuracy to ±2% over temperature and line/load |
| Programmable output slew rate | 0.47–10 mV/µs (7 settings) - minimizes in-rush current and output overshoot during startup/voltage transitions |
| Automatic phase add/shed | Dynamic phase activation based on load: adds phase at ≥1 A (per rail), sheds at ≤0.7 A - maintains >80% efficiency from 10 mA to full load |
| Integrated current measurement | 20.47 A full-scale range, 20 mA LSB, <10% error - replaces external sense resistors and associated layout complexity |
| Spread-spectrum & phase interleaving | Reduces EMI peak amplitude by spreading switching energy and canceling input ripple via 90° phase offset between phases in each rail |
Applications
| Radar Sensor Power Supply | Automotive Camera Module |
|---|---|
Use Scenario: Powers 77 GHz radar transceiver SoCs requiring stable 1.0 V and 1.8 V rails with fast transient response to burst-mode RF transmission. IC Role / Device Role / Timing Role: Dual 2-phase buck controller delivering 8 A @ 1.0 V and 8 A @ 1.8 V with independent sequencing, slew control, and PGOOD monitoring per rail. Use Value: Phase interleaving cuts input ripple by 50% vs. single-phase, while remote sensing ensures ±15 mV regulation at SoC VDD pins under 4 A/µs load steps. |
Use Scenario: Supplies image signal processor (ISP) and high-speed serializer in surround-view camera systems with strict EMI limits. IC Role / Device Role / Timing Role: Generates 1.1 V core and 2.8 V I/O rails using two 2-phase outputs; spread-spectrum mode suppresses switching noise near MIPI CSI-2 clock bands. Use Value: 2 MHz switching enables use of 0.47 µH inductors and avoids AM radio band; integrated current reporting enables real-time thermal derating. |
| ADAS Domain Controller | Digital Cluster Display |
Use Scenario: Provides multiple tightly regulated rails for heterogeneous compute (CPU, GPU, NPU) in centralized vehicle computers. IC Role / Device Role / Timing Role: Configured as two independent 2-phase outputs - one for CPU core (0.75 V), one for memory I/O (1.2 V); coordinated startup via ENx GPIOs. Use Value: Programmable start-up delays and GPIO-controlled sequencing ensure proper power-up order across SoC, PMIC, and DDR subsystems. |
Use Scenario: Powers TFT-LCD timing controller and backlight driver ICs in instrument clusters with variable brightness and temperature compensation. IC Role / Device Role / Timing Role: Delivers 3.3 V for logic and 5.0 V for backlight bias using separate 2-phase rails; PGOOD signals feed cluster MCU for fault detection. Use Value: Overvoltage protection (±50 mV PGOOD threshold) and undervoltage lockout prevent display artifacts during battery transients (cold-crank, load dump). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP87563CRNFTQ1 | Configured as one 2-phase + two 1-phase outputs (total 4 phases); different pin mapping for FB/EN functions | Better suited for mixed-voltage systems needing three independent rails (e.g., 1.0 V core, 1.8 V I/O, 3.3 V peripheral) | Select LP87563CRNFTQ1 when system requires three distinct output voltages with independent control rather than two high-current rails. |
| TPS65917B1ZWSR | Single-chip PMIC with 4 buck converters (max 3 A each), integrated LDOs, RTC, and battery charger; no remote sensing or programmable slew rate | Targeted at infotainment head units with lower current needs (<3 A/rail) and need for system power management beyond DC/DC | Choose TPS65917B1ZWSR for cost-sensitive infotainment platforms requiring integrated battery management and multiple low-current rails. |
Compared with LP87563CRNFTQ1 and TPS65917B1ZWSR, the LP87565CRNFTQ1 uniquely delivers dual high-current 2-phase rails with remote sensing and fine-grained slew control - making it optimal for radar/camera SoCs where output accuracy and transient performance outweigh integration breadth.
Availability
LP87565CRNFTQ1 is available at Aetrix Electronics and suitable for automotive radar, camera module, and ADAS domain controller designs requiring stable component supply, AEC-Q100 compliance, and long-term production continuity.
Supply support for LP87565CRNFTQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with deep expertise in automotive power management and functional safety design.
The LP8756x-Q1 product line was developed specifically for automotive ADAS applications, emphasizing high-efficiency multi-phase conversion, robust EMI performance, and comprehensive diagnostics for ISO 26262-compliant systems.
FAQ
What is the maximum output current supported by the LP87565CRNFTQ1?
The LP87565CRNFTQ1 supports up to 8 A per 2-phase output rail (16 A total), with each phase rated for 4 A continuous. At VIN ≥3 V, the device delivers 8 A per rail; at 2.8 V ≤VIN < 3 V, maximum per-rail output drops to 6 A due to reduced headroom. Current capability is limited by both forward current limit (programmable 1.5–5 A/phase) and thermal shutdown (140–160°C junction).
How does the LP87565CRNFTQ1 achieve output voltage accuracy under dynamic load conditions?
The LP87565CRNFTQ1 achieves ±2% DC accuracy and ±3% transient regulation via remote differential sensing (using FB_B1/FB_B3 as negative feedback), programmable slew rate (0.47–10 mV/µs), and automatic phase add/shed. During 0–4 A load steps (2-phase rail), output deviation is limited to ±40 mV with 10 µs edge rates, and ±3% with 1 µs edges - verified at 3.7 V input and 1.0 V output.
Can the LP87565CRNFTQ1 synchronize its switching frequency to an external clock source?
Yes, the LP87565CRNFTQ1 accepts an external clock on the CLKIN pin (1–24 MHz nominal) and synchronizes its internal PLL to it. This enables deterministic phase alignment across multiple LP87565CRNFTQ1 devices in multi-rail systems and reduces beat-frequency EMI. Clock detection includes 20 µs debounce and 600 µs delay before switching to external reference.
What protection features are integrated into the LP87565CRNFTQ1?
The LP87565CRNFTQ1 integrates overtemperature warning (115–147°C, configurable), thermal shutdown (140–160°C), overvoltage protection (±50 mV PGOOD threshold), undervoltage lockout (2.5–2.75 V on VANA), output short-circuit/overload protection, and input overvoltage (5.6–6.1 V). All protections trigger fault reporting via nINT and status registers accessible over I²C.
Is the LP87565CRNFTQ1 pin-compatible with other members of the LP8756x-Q1 family?
No, the LP87565CRNFTQ1 is not pin-compatible with LP87561–LP87564-Q1 variants. While all share the same VQFN-HR 26-pin RNF package and pinout location, their internal phase configurations differ - e.g., LP87561-Q1 uses all four phases for a single 4-phase output, requiring different FB/EN routing and feedback network design. Board redesign is required for substitution.
LP87565CRNFTQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 26-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 4
- Voltage - Input (Min):
- 2.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 3.36V
- Current - Output:
- 16A
- Frequency - Switching:
- 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 26-VQFN-HR (4.5x4)
LP87565CRNFTQ1 FAQ
1.How can I place an order for LP87565CRNFTQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP87565CRNFTQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP87565CRNFTQ1 reliable?
The price and inventory of LP87565CRNFTQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP87565CRNFTQ1 is usually 5 days.
3.What payment methods are accepted for LP87565CRNFTQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP87565CRNFTQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP87565CRNFTQ1?
LP87565CRNFTQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP87565CRNFTQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP87565CRNFTQ1?
For technical support, including LP87565CRNFTQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP87565CRNFTQ1 requirements.
6.How does Aetrix verify that LP87565CRNFTQ1 is sourced from the original manufacturer or authorized distributors?
All LP87565CRNFTQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP87565CRNFTQ1 meets industry standards.
7.What is the process for return or replacement of LP87565CRNFTQ1?
All LP87565CRNFTQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LP87565CRNFTQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP87565CRNFTQ1 part is unused and in its original packaging.
Return procedure for LP87565CRNFTQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP87565CRNFTQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

