Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments LP8758A1E0YFFR

Name: LP8758A1E0YFFR
Brand: Texas Instruments
SKU: LP8758A1E0YFFR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LP8758A1E0YFFR

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 35-UFBGA, DSBGA

Datasheet:: LP8758A1E0YFFR.pdf

Description:: IC REG BUCK PROG 4A QUAD 35DSBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,165

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LP8758A1E0YFFR from Texas Instruments is a quad-output synchronous step-down DC-DC converter IC designed for low-power processor power management in space-constrained mobile and embedded systems. It integrates four independent buck cores, supports 2.5 V to 5.5 V input, delivers programmable output voltages from 0.5 V to 3.36 V, and provides up to 4 A total output current with I²C-controlled DVS and 90° phase interleaving.

For engineers reviewing the LP8758A1E0YFFR datasheet, LP8758A1E0YFFR pinout, LP8758A1E0YFFR application, or LP8758A1E0YFFR equivalent, key selection considerations include per-rail current limit programming (2.5–5 A), soft-start slew-rate control (0.4–30 mV/µs), thermal warning/shutdown thresholds, I²C interface timing support up to 3.4 MHz, and integrated load current measurement without external sense resistors.

Technical Context

The LP8758A1E0YFFR implements four fully integrated, phase-interleaved buck regulators operating 90° out of phase to minimize input ripple current. Each core features synchronous rectification, programmable peak current limiting (2.5–5 A), and automatic PWM-PFM mode transition based on load (PFM entry at ~240 mA, exit at ~600 mA).

Its I²C interface supports Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), and High-Speed (3.4 MHz) modes with Schmitt-trigger inputs and configurable interrupt masking. Dynamic voltage scaling is enabled via register-controlled output slew rates and sequenced enable signals (EN1/EN2) synchronized to hardware startup/shutdown events.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.5 V to 5.5 V - supports single-cell Li-ion, USB, and wide-input industrial rails
Output Voltage Range	0.5 V to 3.36 V - programmable in 5–20 mV steps for SoC core, I/O, memory, and analog rail compliance
Max Output Current	4 A total (per-rail up to 4 A depending on VIN/VOUT - enables multi-rail SoC power delivery)
Switching Frequency	2.7–3.3 MHz (PWM mode) - allows use of compact 0.47 µH inductors and reduces solution footprint
I²C Speed Support	Up to 3.4 MHz - enables fast configuration updates and real-time DVS during processor DVFS transitions
Thermal Protection	Warning at 105°C or 125°C (configurable), shutdown at 150°C - prevents thermal runaway in sealed enclosures
Load Current Sensing	Integrated ADC with ±10% accuracy (≥1 A), 20 mA LSB - eliminates external sense resistor and associated board area/power loss

Pinout & Package

LP8758A1E0YFFR uses a 35-pin DSBGA (YFF) package with 0.4 mm pitch, optimized for ultra-compact mobile PCB layouts. Power and ground pins are distributed across the die to minimize loop inductance and thermal resistance (R_θJA = 56.1°C/W).

Pin/Terminal	Circuit Role	Design Meaning
VIN_B0–VIN_B3	Independent input power pins per buck core	Must be externally tied together and locally bypassed - enables flexible layout and reduced noise coupling between phases
SW_B0–SW_B3	Buck switch node outputs	Connect to external inductor - high-side FET R_DS(ON) = 40–90 mΩ, low-side = 33–50 mΩ
FB_B0–FB_B3	Output voltage feedback inputs	Enable remote sensing - supports point-of-load regulation with ±2% DC accuracy including line/load regulation
EN1 / EN2	Programmable enable inputs	Control startup/shutdown sequencing or dual-voltage level selection per rail group
NRST	Active-low reset input	Resets internal registers and forces all outputs into shutdown - also serves as master enable when pulled high
SDA / SCL	I²C bidirectional data/clock	Support 3.4 MHz HS mode - requires external pullups; VIH ≥1.2 V, VIL ≤0.4 V
nINT	Open-drain interrupt output	Asserts on power-good fault, thermal warning, overcurrent, or load-current-measurement completion
VANA	Analog/digital supply	Must be connected to same source as VIN - powers internal reference, ADC, and logic (2.5–5.5 V range)
PGND_B01 / PGND_B23	Power ground groups	Separate ground returns for Buck0/Buck1 and Buck2/Buck3 - reduce ground bounce between phase pairs
AGND / SGND	Analog and substrate grounds	Require low-impedance connection to system ground plane - critical for ADC and feedback stability

Key Features

Feature	Design Value
90° Phase Interleaving	Reduces RMS input ripple current by ~70% vs. non-interleaved quad-buck - lowers input capacitor count and size
Programmable Slew Rate	Eight settings (0.4–30 mV/µs) - minimizes output overshoot and inrush current during DVS transitions
Spread-Spectrum Mode	Modulates switching frequency to lower peak EMI amplitude - aids EMC compliance without added filtering
Auto PWM-PFM Transition	Seamless mode switching at ~240 mA (PFM→PWM) and ~600 mA (PWM→PFM) - maintains >85% efficiency from 1 mA to full load
Integrated Load Current Sensing	On-chip current ADC with 20 mA resolution - eliminates external sense resistor, saves BOM cost and PCB area

Applications

Mobile Application Processor Power	Network Interface Card (NIC) Power
Use Scenario: Powering multi-core ARM-based application processors in smartphones and tablets requiring dynamic voltage scaling across CPU, GPU, and memory rails. IC Role / Device Role / Timing Role: Quad-buck PMIC delivering four independent, sequenced, and slew-controlled voltage rails (e.g., 1.0 V core, 1.2 V L2 cache, 1.8 V I/O, 2.5 V analog) under I²C host control. Use Value: Enables precise DVFS coordination with processor states, reducing active power by up to 30% versus fixed-voltage solutions while maintaining <50 mV start-up overshoot.	Use Scenario: Supplying tightly regulated power to FPGA, PHY, and packet processor ICs on enterprise NICs and telecom modem cards. IC Role / Device Role / Timing Role: Single-chip quad regulator providing isolated 1.2 V, 1.8 V, 2.5 V, and 3.3 V rails with independent enable control and fault reporting via nINT. Use Value: Eliminates need for four discrete buck converters and associated layout complexity - reduces bill-of-materials by 60% and improves thermal uniformity across the card.
Solid-State Drive (SSD) Controller Power	Low-Power Embedded SoC Power
Use Scenario: Delivering clean, sequenced power to NAND flash controller, DRAM buffer, and PCIe PHY in M.2 and U.2 SSDs. IC Role / Device Role / Timing Role: Four-rail buck converter with programmable startup delay and soft-start slew rate, supporting hot-plug and power-state transitions (PS0–PS4). Use Value: Ensures strict power-rail sequencing (e.g., VCC before VCCQ) and <15 mV line transient response - prevents NAND write corruption during PCIe link training.	Use Scenario: Powering heterogeneous SoCs in industrial gateways and edge AI modules where space, efficiency, and thermal headroom are constrained. IC Role / Device Role / Timing Role: Configurable quad-buck supplying core, DDR, I/O, and auxiliary rails with thermal warning interrupt to host MCU for proactive throttling. Use Value: Integrates protection (UVLO, OCP, OTP), current monitoring, and DVS in one 2.15 × 2.15 mm package - simplifies safety-critical firmware design and reduces qualification effort.

Mobile Application Processor Power

Network Interface Card (NIC) Power

Use Scenario: Powering multi-core ARM-based application processors in smartphones and tablets requiring dynamic voltage scaling across CPU, GPU, and memory rails.

IC Role / Device Role / Timing Role: Quad-buck PMIC delivering four independent, sequenced, and slew-controlled voltage rails (e.g., 1.0 V core, 1.2 V L2 cache, 1.8 V I/O, 2.5 V analog) under I²C host control.

Use Value: Enables precise DVFS coordination with processor states, reducing active power by up to 30% versus fixed-voltage solutions while maintaining <50 mV start-up overshoot.

Use Scenario: Supplying tightly regulated power to FPGA, PHY, and packet processor ICs on enterprise NICs and telecom modem cards.

IC Role / Device Role / Timing Role: Single-chip quad regulator providing isolated 1.2 V, 1.8 V, 2.5 V, and 3.3 V rails with independent enable control and fault reporting via nINT.

Use Value: Eliminates need for four discrete buck converters and associated layout complexity - reduces bill-of-materials by 60% and improves thermal uniformity across the card.

Solid-State Drive (SSD) Controller Power

Low-Power Embedded SoC Power

Use Scenario: Delivering clean, sequenced power to NAND flash controller, DRAM buffer, and PCIe PHY in M.2 and U.2 SSDs.

IC Role / Device Role / Timing Role: Four-rail buck converter with programmable startup delay and soft-start slew rate, supporting hot-plug and power-state transitions (PS0–PS4).

Use Value: Ensures strict power-rail sequencing (e.g., VCC before VCCQ) and <15 mV line transient response - prevents NAND write corruption during PCIe link training.

Use Scenario: Powering heterogeneous SoCs in industrial gateways and edge AI modules where space, efficiency, and thermal headroom are constrained.

IC Role / Device Role / Timing Role: Configurable quad-buck supplying core, DDR, I/O, and auxiliary rails with thermal warning interrupt to host MCU for proactive throttling.

Use Value: Integrates protection (UVLO, OCP, OTP), current monitoring, and DVS in one 2.15 × 2.15 mm package - simplifies safety-critical firmware design and reduces qualification effort.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-buck DC-DC converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS65218D0RSLR	Triple buck + LDO architecture; max 3-A total output; no spread-spectrum; 2.7–5.5 V input	Targeted at AM335x/AM437x Sitara processors; lacks independent per-rail current limit programming	Choose for TI Sitara-based designs needing integrated LDOs and simpler register map - not suitable for 4-rail-only, high-accuracy DVS systems.
RTQ2134BGQW	Quad buck with 3-MHz switching, but no I²C interface; analog enable/control only; no load current sensing	Designed for cost-sensitive consumer electronics; requires external sequencing logic and sense resistors	Choose when I²C configurability and telemetry are unnecessary and BOM cost is prioritized over feature density and diagnostics.

Compared with TPS65218D0RSLR and RTQ2134BGQW, LP8758A1E0YFFR uniquely combines four fully independent, I²C-programmable buck cores with integrated current sensing, spread-spectrum EMI reduction, and 90° phase interleaving - making it optimal for high-density, thermally constrained, and dynamically scaled SoC platforms.

Availability

LP8758A1E0YFFR is available at Aetrix Electronics and suitable for mobile processor power, network interface cards, solid-state drives, embedded SoC systems, and industrial gateways requiring stable component supply and long-term production continuity.

Supply support for LP8758A1E0YFFR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for mobile, industrial, and automotive markets.

The LP8758 product line delivers highly integrated, I²C-configurable multi-rail DC-DC solutions targeting low-power processors in smartphones, tablets, SSDs, and networking equipment - emphasizing efficiency, small form factor, and system-level power intelligence.

FAQ

What is the maximum supported I²C clock frequency for LP8758A1E0YFFR?

The LP8758A1E0YFFR supports I²C operation up to 3.4 MHz in High-Speed mode (with C_b ≤ 100 pF), enabling rapid register writes for dynamic voltage scaling and real-time fault response. Standard (100 kHz), Fast (400 kHz), and Fast+ (1 MHz) modes are also fully supported. All timing parameters - including t_LOW, t_HIGH, and t_SU;DAT - are specified in the official datasheet (SNVSAC6B) and validated across temperature and voltage ranges. LP8758A1E0YFFR maintains full register compatibility and interrupt functionality across all supported I²C speeds.

Does LP8758A1E0YFFR support independent enable control for each buck output?

LP8758A1E0YFFR does not provide individual enable pins for each of its four buck outputs. Instead, it offers two programmable digital enable inputs - EN1 and EN2 - which can be configured via I²C registers to control grouped outputs or implement dual-voltage-level selection per rail. Startup/shutdown sequencing is software-defined and synchronized to these enable signals. This architecture balances flexibility with pin count constraints in the 35-pin DSBGA package. LP8758A1E0YFFR retains full per-rail voltage, current limit, and slew-rate programming regardless of enable grouping.

How does the load current measurement function work in LP8758A1E0YFFR?

LP8758A1E0YFFR performs on-chip load current measurement using an integrated ADC that senses average inductor current without external sense resistors. Measurement is initiated by writing to the SEL_I_LOAD register, takes 50 µs in PFM mode (or 4 µs in PWM mode), and stores results in I_LOAD_1/I_LOAD_2 registers with 20 mA LSB resolution and <10% error above 1 A. An optional nINT assertion signals completion. This capability enables runtime power optimization and health monitoring in LP8758A1E0YFFR-based systems without sacrificing efficiency or board area.

What thermal protection features are implemented in LP8758A1E0YFFR?

LP8758A1E0YFFR includes configurable thermal warning (at either 105°C or 125°C, set via CONFIG register) and hard thermal shutdown at 150°C with 15°C hysteresis. The die temperature is monitored continuously, and warning status is reported via the nINT pin and readable register bits. These protections operate independently of I²C communication and remain active in all operating modes - including shutdown and standby. Thermal behavior is characterized across –40°C to +125°C ambient, and LP8758A1E0YFFR's DSBGA package delivers R_θJA = 56.1°C/W for reliable operation in sealed or convection-limited environments.

Can LP8758A1E0YFFR be used with input voltages below 2.5 V?

No, LP8758A1E0YFFR has a specified minimum input voltage of 2.5 V per the Recommended Operating Conditions table (Section 6.3). Operation below this threshold risks undervoltage lockout activation, unstable regulation, or failure to start. The VANA supply must also remain within 2.5–5.5 V and be tied to the same source as VIN. While Absolute Maximum Ratings allow down to –0.3 V, those are stress limits only and do not guarantee functional operation. For sub-2.5 V applications, alternative regulators such as the TPS62864 or LP873220 should be evaluated. LP8758A1E0YFFR is not rated or characterized for use below 2.5 V.

LP8758A1E0YFFR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 35-UFBGA, DSBGA

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Programmable

Number of Outputs:: 4

Voltage - Input (Min):: 2.5V

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 0.5V

Voltage - Output (Max):: 3.36V

Current - Output:: 4A

Frequency - Switching:: 3.3MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 35-DSBGA (2.88x2.13)

LP8758A1E0YFFR FAQ

1.How can I place an order for LP8758A1E0YFFR through Aetrix?

Please submit a Request for Quotation (RFQ) for LP8758A1E0YFFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LP8758A1E0YFFR reliable?

The price and inventory of LP8758A1E0YFFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP8758A1E0YFFR is usually 5 days.

3.What payment methods are accepted for LP8758A1E0YFFR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP8758A1E0YFFR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LP8758A1E0YFFR?

LP8758A1E0YFFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LP8758A1E0YFFR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LP8758A1E0YFFR?

For technical support, including LP8758A1E0YFFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP8758A1E0YFFR requirements.

6.How does Aetrix verify that LP8758A1E0YFFR is sourced from the original manufacturer or authorized distributors?

All LP8758A1E0YFFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP8758A1E0YFFR meets industry standards.

7.What is the process for return or replacement of LP8758A1E0YFFR?

All LP8758A1E0YFFR units undergo pre-shipment inspection (PSI). If there is an issue with LP8758A1E0YFFR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LP8758A1E0YFFR part is unused and in its original packaging.

Return procedure for LP8758A1E0YFFR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…