NXP Semiconductors LPC1102UK,118
- Part No.:
- LPC1102UK,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-UFBGA, WLCSP
- Datasheet:
-
LPC1102UK,118.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 16WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:7,128
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1102UK,118 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in WLCSP16 package, operating up to 50 MHz with 32 kB flash, 8 kB SRAM, one RS-485 UART, one SPI with SSP features, four counter/timers, and a 10-bit 5-channel ADC. It targets cost-sensitive embedded control in portable and consumer devices requiring low power and compact footprint.
For engineers reviewing the LPC1102UK,118 datasheet, LPC1102UK,118 pinout, LPC1102UK,118 application, or LPC1102UK,118 equivalent, key selection considerations include its 11 GPIO pins with interrupt capability, 5 V-tolerant I/O configuration, fractional baud rate UART for RS-485, and Deep-sleep wake-up via six dedicated start logic pins - all critical for battery-powered sensor nodes and compact peripheral controllers.
Technical Context
The LPC1102UK,118 implements an ARM Cortex-M0 core with integrated NVIC supporting 19 vectored interrupts and four programmable priority levels. Its clock system combines a 12 MHz ±1 % internal RC oscillator (IRC), a programmable watchdog oscillator (9.4 kHz–2.3 MHz), and a PLL enabling CPU operation up to 50 MHz without external crystal dependency.
Peripheral integration includes accelerated AHB-based GPIO (full-port write in one instruction), a 10-bit ADC with burst mode and pin-triggered conversion, and SPI with 8-frame FIFOs and 4–16-bit frame support - all mapped through the IOCONFIG block for flexible pin multiplexing across 11 digital I/O terminals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture optimized for deterministic real-time control with low gate count and energy per instruction. |
| Max Clock Frequency | 50 MHz - enables fast interrupt response and efficient execution of protocol stacks like Modbus RTU over RS-485. |
| Memory | 32 kB on-chip flash + 8 kB SRAM - sufficient for standalone firmware with bootloader, UART/ADC drivers, and small RTOS kernel. |
| ADC | 10-bit successive approximation, 5 input channels, ≥400 kSamples/s - supports analog sensor monitoring (e.g., temperature, light) with minimal external components. |
| UART | RS-485/EIA-485 compliant with fractional baud rate generator and 16-byte FIFO - ensures robust multi-drop communication at standard rates (e.g., 115200 Bd) using any crystal ≥2 MHz. |
| SPI | SSP-compatible controller, 25 Mbit/s master speed, 4–16-bit frames, dual 8-frame FIFOs - enables high-speed interfacing with displays, EEPROMs, or digital sensors without CPU polling overhead. |
| Power Modes | Sleep and Deep-sleep modes with wake-up via six GPIO pins - reduces active current to µA range while retaining RTC-free wake-up capability for event-driven operation. |
Pinout & Package
Package: WLCSP16 (wafer-level chip-scale package), 2.17 × 2.32 × 0.6 mm, 16-bump array with 0.4 mm pitch - designed for ultra-compact PCB layouts in space-constrained portable electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / General-purpose I/O | Active-low reset with 20 ns glitch filter; also serves as configurable digital I/O with internal pull-up enabled at reset. |
| PIO0_1 | General-purpose I/O | Digital I/O pin used for ISP entry when held LOW during reset; not available as CLKOUT or CT32B0_MAT2 (LPC1104-only functions). |
| PIO0_6/SCK0 | SPI clock / General-purpose I/O | Shared function: primary SCK0 signal for SPI0; also usable as GPIO with configurable pull-up/pull-down and hysteresis. |
| PIO0_8/MISO0/CT16B0_MAT0 | SPI data input / Timer match output | Three-function pin: MISO0 for SPI slave receive, CT16B0_MAT0 for 16-bit timer 0 match, or general I/O - selected via IOCONFIG register. |
| PIO0_9/MOSI0/CT16B0_MAT1 | SPI data output / Timer match output | Enables full-duplex SPI communication or timer-driven PWM generation on same physical terminal. |
| SWCLK/PIO0_10/SCK0/CT16B0_MAT2 | Debug clock / SPI clock / Timer match | Multi-function pin: SWCLK for Serial Wire Debug, secondary SCK0 option, or CT16B0_MAT2 - note SPI use disables SWD on LPC1102UK,118. |
| R/PIO0_11/AD0/CT32B0_MAT3 | Reserved / ADC input / Timer match | When configured as AD0, digital section disabled; supports analog sensing of 0–3.3 V signals with 10-bit resolution. |
| SWDIO/PIO1_3/AD4/CT32B1_MAT2 | Debug I/O / ADC input / Timer match | Combines debug interface, fifth ADC channel, and 32-bit timer 1 match output - requires careful IOCONFIG setup to avoid conflict. |
| PIO1_6/RXD/CT32B0_MAT0 | UART receive / Timer match | Primary RXD input for UART; also provides CT32B0_MAT0 for PWM or event timing synchronized to 32-bit timer 0. |
| PIO1_7/TXD/CT32B0_MAT1 | UART transmit / Timer match | Drives UART TX line; simultaneously supports CT32B0_MAT1 for precise output pulse generation or capture-triggered actions. |
| VDD | Power supply | 3.3 V nominal (1.8–3.6 V range); powers internal regulator, digital logic, and ADC reference - no external decoupling capacitor required due to WLCSP design. |
| VSS | Ground | Reference ground for all digital and analog circuits; two bump connections (D3, B1) ensure low-impedance return path in high-density layouts. |
Key Features
| Feature | Design Value |
|---|---|
| Accelerated GPIO | Dedicated AHB peripheral enabling full-port write in one instruction and bit-level set/clear operations - eliminates software bit-banging overhead in real-time I/O tasks. |
| Programmable Power Profiles | Four preconfigured modes (Default, CPU Performance, Efficiency, Low-current) activated by single API call - simplifies power optimization without custom register tuning. |
| Start Logic Wake-up | Six GPIO pins (PIO0_0, PIO0_1, PIO0_6, PIO0_8, PIO0_9, PIO1_3) directly connected to NVIC for Deep-sleep wake-up - enables event-driven operation without external interrupt controllers. |
| In-System Programming (ISP) | Bootloader supports UART-based firmware updates without debugger; unprogrammed parts auto-enter ISP mode - reduces production programming complexity. |
| 5 V-Tolerant I/O | 11 GPIO pins tolerate 5 V inputs while powered from 3.3 V - allows direct interfacing with legacy 5 V peripherals (e.g., sensors, logic ICs) without level shifters. |
Applications
| Smart Lighting Control | Industrial Sensor Node |
|---|---|
Use Scenario: Compact LED driver board with ambient light sensing and DALI/RS-485 communication in retrofit luminaires. IC Role / Device Role / Timing Role: Main controller managing PWM dimming, ADC-based lux measurement, and RS-485 DALI command parsing. Use Value: WLCSP16 footprint enables placement inside tight lamp housings; 10-bit ADC resolves 1–1000 lux range; UART RS-485 support ensures noise-immune bus communication. | Use Scenario: Battery-powered temperature/humidity monitor deployed in factory equipment cabinets. IC Role / Device Role / Timing Role: Data acquisition unit sampling analog sensors, storing logs in flash, and transmitting via UART to gateway. Use Value: Deep-sleep mode draws <10 µA; six wake-up pins allow motion-triggered sampling; 32 kB flash stores 72+ hours of 10-second interval logs. |
| USB-to-RS-485 Adapter | Consumer Remote Control Hub |
Use Scenario: Small-form-factor USB adapter converting PC commands to RS-485 for HVAC or access control panels. IC Role / Device Role / Timing Role: Protocol bridge translating USB CDC ACM packets into RS-485 Modbus frames with hardware flow control. Use Value: Fractional baud rate generator ensures exact 9600/19200/38400 Bd rates regardless of USB clock jitter; 16-byte UART FIFO prevents packet loss during burst transfers. | Use Scenario: IR/RF remote hub consolidating commands from multiple remotes to control smart home devices via SPI-connected transceivers. IC Role / Device Role / Timing Role: Central coordinator decoding IR pulses, managing button state, and driving SPI-based sub-GHz/Zigbee modules. Use Value: 5 V-tolerant GPIO accepts legacy IR receiver outputs; SPI with 8-frame FIFO handles concurrent transceiver command/response; low-power sleep extends coin-cell life to >1 year. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FHN33/102 | 48-pin HVQFN package, 32 kB flash, 8 kB SRAM, adds CAN interface and extra GPIO (28 pins), no WLCSP option. | Requires larger PCB area and lacks ultra-compact form factor; suitable where CAN bus integration or higher I/O count is needed. | Select LPC1114FHN33/102 only if CAN support or >11 GPIOs are mandatory; otherwise LPC1102UK,118 offers superior size/power trade-off. |
| STM32F030F4P6 | 20-pin TSSOP, 16 kB flash, 4 kB SRAM, 48 MHz Cortex-M0+, no RS-485 UART, 12-bit ADC (1 channel), no WLCSP. | Lower memory and peripheral integration; lacks RS-485 hardware support and multi-channel ADC - requires external transceiver and signal conditioning. | Choose STM32F030F4P6 only for cost-sensitive designs where RS-485 and 5-channel ADC are unnecessary; LPC1102UK,118 delivers complete feature set in smallest footprint. |
Compared with LPC1114FHN33/102 and STM32F030F4P6, the LPC1102UK,118 uniquely combines WLCSP16 packaging, RS-485 UART, 5-channel ADC, and Deep-sleep wake-up on six GPIOs - making it the only option meeting strict size, interface, and power constraints for miniaturized industrial and consumer edge nodes.
Availability
LPC1102UK,118 is available at Aetrix Electronics and suitable for smart lighting control, industrial sensor nodes, USB-to-RS-485 adapters, and consumer remote control hubs requiring stable component supply across high-mix, low-volume production runs.
Supply support for LPC1102UK,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and mixed-signal integration.
The LPC1100 series, including LPC1102UK,118, was designed specifically for cost-sensitive, space-constrained embedded systems needing ARM Cortex-M0 performance, low-power operation, and essential peripherals - targeting portable electronics and industrial edge devices.
FAQ
What is the maximum operating frequency of the LPC1102UK,118?
The LPC1102UK,118 operates at a maximum CPU frequency of 50 MHz. This is achieved using the on-chip PLL driven by either the 12 MHz internal RC oscillator or an external clock source. The PLL output is divided to ensure stable operation below 100 MHz, and the system clock must be configured via software after reset to enable full-speed execution. The LPC1102UK,118 maintains this frequency across its specified voltage (1.8–3.6 V) and temperature range.
Does the LPC1102UK,118 support In-System Programming (ISP) without a debugger?
Yes, the LPC1102UK,118 supports UART-based In-System Programming (ISP) using its built-in bootloader. Unprogrammed parts automatically enter ISP mode on power-up, and user code can invoke ISP functionality via UART commands. No JTAG or SWD debugger is required for field firmware updates. The LPC1102UK,118 uses PIO0_0 as the primary reset pin and does not require a dedicated ISP entry pin - simplifying production programming and field maintenance workflows.
How many analog inputs does the LPC1102UK,118 ADC support, and what is its resolution?
The LPC1102UK,118 integrates a single 10-bit successive approximation ADC with input multiplexing across five pins (AD0–AD4). It achieves a minimum conversion time of 2.44 µs (≥400 kSamples/s) and supports burst mode, pin-triggered conversion, and individual result registers per channel. The ADC reference is tied to VDD (3.3 V), providing a 0–3.3 V measurement range. The LPC1102UK,118 does not include DAC or comparator functions.
Can the LPC1102UK,118 wake up from Deep-sleep mode using GPIO interrupts?
Yes, the LPC1102UK,118 supports wake-up from Deep-sleep mode via six dedicated start logic GPIO pins: PIO0_0, PIO0_1, PIO0_6, PIO0_8, PIO0_9, and PIO1_3. These pins connect directly to the NVIC and generate interrupts that resume CPU execution without requiring external circuitry. The LPC1102UK,118 must be configured to use the IRC oscillator before entering Deep-sleep, and wake-up latency is under 10 µs - enabling responsive event-driven operation in battery-powered applications.
Is the LPC1102UK,118 pin-compatible with the LPC1104UK variant?
No, the LPC1102UK,118 is not pin-compatible with the LPC1104UK. While both share the WLCSP16 package and most pin assignments, the LPC1104UK adds CLKOUT and CT32B0_MAT2 functionality on PIO0_1, and moves SCK0 to A1 (vs. A2 on LPC1102UK). The LPC1102UK,118 lacks these functions entirely, and its pinout reflects the original revision - meaning PCBs designed for LPC1104UK cannot accommodate LPC1102UK,118 without layout modification.
LPC1102UK,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-UFBGA, WLCSP
- Series:
- LPC1102
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 11
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 5x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1102UK,118 FAQ
1.How can I place an order for LPC1102UK,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1102UK,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1102UK,118 reliable?
The price and inventory of LPC1102UK,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1102UK,118 is usually 5 days.
3.What payment methods are accepted for LPC1102UK,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1102UK,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1102UK,118?
LPC1102UK,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1102UK,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1102UK,118?
For technical support, including LPC1102UK,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1102UK,118 requirements.
6.How does Aetrix verify that LPC1102UK,118 is sourced from the original manufacturer or authorized distributors?
All LPC1102UK,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1102UK,118 meets industry standards.
7.What is the process for return or replacement of LPC1102UK,118?
All LPC1102UK,118 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1102UK,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1102UK,118 part is unused and in its original packaging.
Return procedure for LPC1102UK,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1102UK,118 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

