My Inquiry
My Account
NXP Semiconductors LPC1104UK,118
- Part No.:
- LPC1104UK,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-UFBGA, WLCSP
- Datasheet:
-
LPC1104UK,118.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 16WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,489
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1104UK,118 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in WLCSP16 package, operating up to 50 MHz with 32 kB flash, 8 kB SRAM, one RS-485 UART, one SPI/SSP interface, four counter/timers (including CT32B0_MAT2), and a 10-bit 5-channel ADC - deployed in portable lighting control and low-power consumer peripherals.
For engineers reviewing the LPC1104UK,118 datasheet, LPC1104UK,118 pinout, LPC1104UK,118 application, or LPC1104UK,118 equivalent, key selection considerations include CLKOUT capability, dedicated Deep-sleep wake-up pins (PIO0_1, PIO0_6, PIO1_0–PIO1_3), 5 V-tolerant GPIOs with configurable pull-up/pull-down, and WLCSP16 footprint constraints for high-density PCB layout.
Technical Context
The LPC1104UK,118 implements an ARM Cortex-M0 core with integrated NVIC, Serial Wire Debug, and system tick timer, paired with a clock generation subsystem featuring a 12 MHz ±1 % internal RC oscillator, programmable watchdog oscillator (9.4 kHz–2.3 MHz), and PLL supporting CPU frequencies up to 50 MHz. Its memory map allocates 32 kB flash (0x0000 0000–0x0000 7FFF) and 8 kB SRAM (0x1000 0000–0x1000 1FFF).
Digital I/O is accelerated via AHB-connected GPIO registers enabling single-instruction port writes and bit-level control; all 11 GPIO pins support edge/level-sensitive interrupts and are 5 V tolerant when configured as digital I/O. Analog input is supported on five pins (AD0–AD4) with 10-bit resolution, 2.44 µs conversion time, and burst mode operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture with nested vectored interrupt controller (NVIC) and 19 interrupt sources. |
| Max Clock Frequency | 50 MHz - achieved via PLL using internal 12 MHz IRC or external clock; enables real-time response in sensor node applications. |
| Memory | 32 kB on-chip flash (IAP/ISP capable) + 8 kB SRAM - sufficient for compact firmware with bootloader and peripheral drivers. |
| Analog Interface | 10-bit ADC with 5 input channels (AD0–AD4), 400 kSamples/s max rate, and individual result registers to reduce interrupt overhead. |
| Digital Peripherals | One UART with RS-485/9-bit mode and 16-byte FIFOs; one SPI/SSP with 25 Mbit/s master speed and 8-frame TX/RX FIFOs. |
| Timers | Two 32-bit and two 16-bit general-purpose timers; LPC1104UK,118 adds CT32B0_MAT2 match output and CLKOUT pin function not present in LPC1102. |
| Power Management | Sleep and Deep-sleep modes; six GPIO pins support wake-up from Deep-sleep; integrated PMU with power profiles (Default, CPU Performance, Efficiency, Low-current). |
Pinout & Package
Package: WLCSP16 (Wafer Level Chip-Scale Package), 2.17 × 2.32 × 0.6 mm, 16-bump array with bottom-side solder balls.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / General-purpose I/O | Active-low reset with 20 ns glitch filter; also functions as GPIO with internal pull-up enabled at reset. |
| PIO0_1/CLKOUT/CT32B0_MAT2 | Multi-function pin | LPC1104UK,118-specific: provides CLKOUT clock output and third match output for 32-bit timer 0; used for ISP entry during reset. |
| PIO0_6/SCK0 | GPIO / SPI clock | Additional GPIO vs. LPC1102; serves as SCK0 for SPI0 - enables dual-pin SCK0 routing (A1/A2) for debug visibility. |
| SWDIO/PIO1_3/AD4/CT32B1_MAT2 | Debug / GPIO / ADC / Timer | Combines Serial Wire Debug I/O, analog input AD4, and match output for 32-bit timer 1 - requires functional multiplexing via IOCONFIG. |
| VDD | Power supply | Single 3.3 V supply (1.8–3.6 V range); also serves as ADC reference voltage - mandates clean LDO regulation. |
| XTALIN | External clock input | Accepts external crystal or clock signal ≤1.8 V; optional for systems using internal IRC or PLL - floating or grounded per layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| CLKOUT pin functionality | LPC1104UK,118-exclusive clock output with selectable source (IRC, system oscillator, watchdog, or main clock) and programmable divider - enables traceable clock distribution for external logic or test equipment. |
| Deep-sleep wake-up capability | Six GPIO pins (PIO0_1, PIO0_6, PIO1_0–PIO1_3) serve as dedicated start logic inputs - allows ultra-low-power operation with sub-µA retention and fast wake-up (<10 µs) without external circuitry. |
| 5 V-tolerant GPIOs | 11 GPIO pins support 5 V logic levels when configured as digital I/O - simplifies interfacing with legacy peripherals and level-shifting circuits in mixed-voltage systems. |
| Accelerated GPIO architecture | AHB-connected GPIO registers enable single-cycle port write and bit-level set/clear - critical for deterministic timing in PWM generation or bit-banged protocols. |
| Power profile optimization | Four preconfigured power modes (Default, CPU Performance, Efficiency, Low-current) activated by single API call - eliminates manual register tuning for battery-powered portable devices. |
Applications
| Smart Lighting Control | USB-C Accessory Hub |
|---|---|
Use Scenario: Compact LED driver module with dimming, color temperature adjustment, and ambient light sensing in space-constrained smart bulbs. IC Role / Device Role / Timing Role: Main MCU executing lighting algorithm, reading ADC (AD0–AD4) for photodiode inputs, generating PWM via CT32B0_MAT0/1, and communicating via UART to host controller. Use Value: WLCSP16 footprint enables direct integration into LED module PCB; CLKOUT supports synchronized multi-channel dimming; Deep-sleep wake-up on light-sensor interrupt extends battery life. |
Use Scenario: Small-form-factor USB-C hub managing power delivery negotiation, status LED control, and legacy port emulation (UART-to-serial bridge). IC Role / Device Role / Timing Role: System manager coordinating PD communication, driving RGB LEDs via GPIO, and providing RS-485 UART interface to external diagnostics tool. Use Value: 5 V-tolerant GPIOs interface directly with USB-C CC logic; RS-485 UART supports industrial-grade diagnostics; 32 kB flash hosts PD policy engine and firmware updates. |
| Portable Medical Sensor | Industrial Remote I/O Node |
Use Scenario: Battery-powered pulse oximeter with analog front-end, OLED display interface, and BLE co-processor handshaking. IC Role / Device Role / Timing Role: Signal acquisition controller sampling photodiode ADC channels (AD0–AD4), managing OLED SPI interface, and synchronizing data transfer to BLE SoC via UART. Use Value: 10-bit ADC with burst mode captures synchronized red/IR samples; Sleep mode reduces active current to <200 µA; SWD debug retains full visibility during development. |
Use Scenario: DIN-rail mounted sensor aggregator collecting temperature, humidity, and contact status from field devices over RS-485 bus. IC Role / Device Role / Timing Role: Protocol gateway converting Modbus RTU over RS-485 to local SPI-based sensor reads and GPIO-controlled relays. Use Value: RS-485 UART with automatic address detection handles multi-drop bus; GPIOs drive opto-isolated relay drivers; WLCSP16 allows conformal coating for harsh environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit ARM Cortex-M0 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FHN33/102 | QFN33 package (5 × 5 mm), 32 kB flash, 8 kB SRAM, same peripherals but no CLKOUT; adds CAN interface. | Requires larger PCB area; CAN support enables industrial fieldbus integration where LPC1104UK,118 lacks native bus capability. | Choose when CAN bus connectivity is mandatory and WLCSP size constraint is relaxed. |
| LPC812M101JDH20 | WLCSP20 package, 16 kB flash, 4 kB SRAM, no ADC, no RS-485 UART, but includes SCTimer/PWM and more GPIOs (18 pins). | Better suited for pure digital control (e.g., motor gate drive) where analog sensing is handled externally. | Prefer when higher GPIO count and flexible PWM timing outweigh need for on-chip ADC and RS-485. |
Compared with LPC1114FHN33/102 and LPC812M101JDH20, the LPC1104UK,118 uniquely balances ultra-compact WLCSP16 packaging, integrated RS-485 UART, 10-bit ADC, and CLKOUT - making it optimal for space-limited, mixed-signal, low-power embedded nodes where board area and analog interface are critical.
Availability
LPC1104UK,118 is available at Aetrix Electronics and suitable for portable lighting control, USB-C accessory hubs, and battery-powered medical sensors requiring stable component supply across production lifecycles.
Supply support for LPC1104UK,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC1100 series - including LPC1104UK,118 - was designed specifically for cost-sensitive, ultra-compact 32-bit embedded applications replacing legacy 8/16-bit MCUs, emphasizing low power, small footprint, and rapid time-to-market.
FAQ
What is the maximum operating frequency of the LPC1104UK,118?
The LPC1104UK,118 operates at a maximum CPU frequency of 50 MHz, achieved using its integrated PLL with either the internal 12 MHz ±1 % IRC oscillator or an external clock source. This frequency is sustained across the full 1.8 V–3.6 V supply range and specified temperature conditions per the official NXP datasheet Rev. 7.
Does the LPC1104UK,118 support In-System Programming (ISP)?
Yes, the LPC1104UK,118 supports In-System Programming via its on-chip bootloader. ISP entry is initiated by holding PIO0_1 LOW during reset - a feature exclusive to the LPC1104UK,118 versus the LPC1102. No external programmer is required, and firmware updates can be performed over UART using standard ISP commands.
How many analog input channels does the LPC1104UK,118 ADC support?
The LPC1104UK,118 integrates a single 10-bit successive approximation ADC with five analog input channels (AD0 through AD4), each mapped to dedicated GPIO pins (PIO0_11, PIO1_0, PIO1_1, PIO1_2, SWDIO/PIO1_3). Input multiplexing and individual result registers allow efficient burst-mode sampling without interrupt overhead.
What package type is used for the LPC1104UK,118?
The LPC1104UK,118 is supplied exclusively in the WLCSP16 (Wafer Level Chip-Scale Package) - a 2.17 × 2.32 × 0.6 mm, 16-bump array package with bottom-side solder balls. This ultra-compact footprint is optimized for space-constrained portable and wearable designs, and differs from QFN or LQFP alternatives in the LPC1100 family.
Can the LPC1104UK,118 generate a clock output signal?
Yes, the LPC1104UK,118 features a dedicated CLKOUT pin (PIO0_1) that can output the internal RC oscillator, system oscillator, watchdog oscillator, or main clock - each selectable and divided via programmable clock dividers. This capability is absent in the LPC1102 and enables precise clock distribution for external logic or test instrumentation.
LPC1104UK,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-UFBGA, WLCSP
- Series:
- LPC1104
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 11
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 5x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1104UK,118 FAQ
1.How can I place an order for LPC1104UK,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1104UK,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1104UK,118 reliable?
The price and inventory of LPC1104UK,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1104UK,118 is usually 5 days.
3.What payment methods are accepted for LPC1104UK,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1104UK,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1104UK,118?
LPC1104UK,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1104UK,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1104UK,118?
For technical support, including LPC1104UK,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1104UK,118 requirements.
6.How does Aetrix verify that LPC1104UK,118 is sourced from the original manufacturer or authorized distributors?
All LPC1104UK,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1104UK,118 meets industry standards.
7.What is the process for return or replacement of LPC1104UK,118?
All LPC1104UK,118 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1104UK,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1104UK,118 part is unused and in its original packaging.
Return procedure for LPC1104UK,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1104UK,118 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
