NXP Semiconductors LPC1111FDH20/002,5
- Part No.:
- LPC1111FDH20/002,5
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LPC1111FDH20/002,5.pdf
- Description:
- IC MCU 32BIT 8KB FLASH 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:725
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1111FDH20/002 from NXP Semiconductors is an ARM Cortex-M0 32-bit microcontroller in TSSOP20 package, delivering up to 50 MHz CPU operation, 8 kB flash, 2 kB SRAM, and integrated power profiles for low-power embedded control. It features one UART with RS-485 support, one I²C-bus interface (Fast-mode Plus), one SPI, a 10-bit ADC with 5-channel input, and 16 GPIO pins - deployed in lighting control and alarm systems.
For engineers reviewing the LPC1111FDH20/002 datasheet, LPC1111FDH20/002 pinout, LPC1111FDH20/002 application, or LPC1111FDH20/002 equivalent, key selection factors include its TSSOP20 footprint, LPC1100L-series power management features, 16 GPIO count, 5-channel ADC mapping, and absence of second SPI or windowed watchdog - all critical for space-constrained industrial sensor nodes and white-goods UI modules.
Technical Context
The LPC1111FDH20/002 implements the ARM Cortex-M0 core with NVIC and Serial Wire Debug, operating at up to 50 MHz using internal 12 MHz RC oscillator (±1 %) or external crystal (1–25 MHz). Its clock system includes PLL, programmable watchdog oscillator (9.4 kHz–2.3 MHz), and CLKOUT divider supporting multiple clock sources.
Power management integrates PMU with Sleep, Deep-sleep, and Deep power-down modes; the LPC1100L series adds power profiles in boot ROM for runtime performance/power trade-off tuning. Peripheral set excludes second SPI and windowed WDT - confirmed for this TSSOP20 variant per ordering table and block diagram constraints.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, supports Thumb-2 instruction set for compact code size vs. 8/16-bit MCUs |
| Max Clock Frequency | 50 MHz - enables real-time control loops and UART baud rates up to 2 Mbps with fractional divider |
| Flash Memory | 8 kB - sufficient for bootloader + application firmware in cost-sensitive lighting and metering devices |
| SRAM | 2 kB - supports stack, heap, and peripheral buffers for concurrent UART/I²C/ADC operations |
| ADC Resolution & Channels | 10-bit SAR ADC with 5 input channels - matches TSSOP20 pin count limitation; usable for analog sensor monitoring |
| I²C Capability | Fast-mode Plus (1 Mbit/s) - allows high-speed communication with smart sensors and EEPROMs without bus arbitration overhead |
| GPIO Count | 16 pins - full utilization of TSSOP20 package; includes configurable pull-up/pull-down and open-drain mode |
| Operating Voltage | 1.8 V to 3.6 V - compatible with single Li-ion or dual AA battery systems and standard 3.3 V rails |
Pinout & Package
TSSOP20 package: plastic thin shrink small outline, 20 leads, 4.4 mm body width, 0.65 mm lead pitch, exposed pad optional - optimized for automated assembly and thermal relief in compact PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VDD) | Supply voltage | Main 1.8–3.6 V power rail; decoupling required near pin for noise-sensitive analog/digital operation |
| 2 (PIO0_0 / RESET) | Reset input | Active-low reset with internal pull-up; also functions as GPIO after reset release |
| 3 (PIO0_1 / CLKOUT) | Programmable clock output | Divided system/IRC/CPU/WDT clock output for trace, synchronization, or peripheral timing |
| 4 (PIO0_2 / SSEL0 / CT16B0_CAP0) | SPI0 slave select / timer capture | Enables SPI0 master/slave mode; dual-function pin reduces need for external logic in simple interfaces |
| 5 (PIO0_3) | General-purpose I/O | Configurable as interrupt source (edge/level); supports open-drain mode for I²C/SMBus compatibility |
| 6 (PIO0_4 / SCL) | I²C clock line | Fast-mode Plus capable (1 Mbit/s); internal pull-up available; shared with GPIO function |
| 7 (PIO0_5 / SDA) | I²C data line | Fast-mode Plus capable; open-drain output with programmable slew rate; supports multi-master arbitration |
| 8 (PIO0_6 / SCK0) | SPI0 clock | Master or slave clock input/output; synchronous with MOSI/MISO for reliable peripheral interfacing |
| 9 (PIO0_7 / CTS) | UART clear-to-send | Hardware flow control input for RS-485 transceiver enable or modem handshaking |
| 10 (VSS) | Ground | Digital ground reference; must be connected to PCB ground plane for EMI and ADC accuracy |
| 11 (PIO0_8 / MISO0 / CT16B0_MAT0) | SPI0 master-in-slave-out / timer match | Provides SPI readback or precise PWM output; eliminates need for dedicated PWM pins in basic control |
| 12 (PIO0_9 / MOSI0 / CT16B0_MAT1) | SPI0 master-out-slave-in / timer match | Supports bidirectional SPI writes and independent PWM generation on same pin |
| 13 (PIO0_10 / SCK0 / CT16B0_MAT2 / SWCLK) | SPI0 clock / timer match / debug clock | Shared with SWD debug interface - requires careful routing to avoid interference during programming |
| 14 (PIO0_11 / AD0 / CT32B0_MAT3) | ADC input / timer match | Analog input for 10-bit conversion; also serves as 32-bit timer output for extended timing resolution |
| 15 (XTALIN) | Clock crystal input | Accepts 1–25 MHz crystal; internal load capacitors eliminate need for external caps in many designs |
| 16 (XTALOUT) | Clock crystal output | Drives crystal resonator; not available on LPC1112FDH20/102 but present on this LPC1111 variant |
| 17 (R / PIO1_0 / AD1 / CT32B1_CAP0) | Reset output / ADC input / timer capture | Reset status indicator; dual analog/timer function enables synchronized sampling and event capture |
| 18 (R / PIO1_1 / AD2 / CT32B1_MAT0) | Reset output / ADC input / timer match | Second analog channel with timer match capability for dual-sensor correlation or phase-aligned outputs |
| 19 (R / PIO1_2 / AD3 / CT32B1_MAT1) | Reset output / ADC input / timer match | Third analog input with match output - supports three-phase motor sensing or multi-zone temperature monitoring |
| 20 (R / PIO1_3 / AD4 / CT32B1_MAT2 / SWDIO) | Reset output / ADC input / timer match / debug I/O | Combines analog sensing, timing, and SWD debug - requires multiplexing control in firmware |
Key Features
| Feature | Design Value |
|---|---|
| Power profiles in boot ROM | Runtime-selectable low-power modes (Sleep/Deep-sleep/Deep power-down) via single API call - reduces firmware development effort for battery-powered devices |
| Configurable open-drain GPIO | Enables direct I²C/SMBus interface without external pull-ups; simplifies BOM and layout for sensor networks |
| High-current GPIO drivers | 20 mA sink on I²C pins supports direct LED driving or level-shifting without discrete transistors |
| Programmable watchdog timer | Independent WDT with timeout configuration prevents lockup in unattended systems like smoke alarms or smart lighting |
| Serial Wire Debug (SWD) | 2-pin debug interface (SWCLK/SWDIO) enables in-circuit programming and real-time tracing with minimal PCB footprint |
| 12 MHz internal RC oscillator | ±1 % accuracy eliminates need for external crystal in cost-sensitive applications while enabling fast wake-up from sleep |
Applications
| Lighting Control | Alarm Systems |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and wireless command reception. IC Role / Device Role / Timing Role: Main controller executing PWM dimming, ADC-based lux measurement, and UART-based protocol parsing. Use Value: 16 GPIOs manage LED strings and buttons; 5-channel ADC reads ambient sensor; Fast-mode Plus I²C configures RGB LED ICs. | Use Scenario: Battery-powered smoke/CO detector with self-test, local siren, and wired alarm panel interface. IC Role / Device Role / Timing Role: System supervisor managing sensor polling, buzzer timing, RS-485 communication, and low-power sleep cycles. Use Value: Deep power-down mode extends 10-year battery life; UART RS-485 support enables legacy panel integration; WDT ensures fail-safe operation. |
| eMetering | White Goods UI |
Use Scenario: Single-phase electricity meter with pulse output, tamper detection, and LCD display. IC Role / Device Role / Timing Role: Metering engine handling metrology calculations, pulse generation, and LCD refresh via GPIO bit-banging. Use Value: 8 kB flash stores calibration tables and firmware; 2 kB SRAM buffers pulse counters and communication packets; 50 MHz CPU handles real-time sampling. | Use Scenario: Front-panel controller for washing machine with rotary encoder, LED indicators, and buzzer feedback. IC Role / Device Role / Timing Role: User interface processor scanning inputs, driving LEDs, generating tones, and communicating with main MCU via I²C. Use Value: Open-drain GPIOs drive common-anode LED arrays directly; 10-bit ADC reads encoder position; TSSOP20 fits narrow control board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1112FDH20/102 | 16 kB flash, 4 kB SRAM, same TSSOP20 package and peripheral set | Higher memory headroom for field-upgradable firmware or larger protocol stacks | Select when firmware size exceeds 8 kB or additional RAM is needed for buffering |
| LPC1111FHN33/102 | HVQFN33 package, 28 GPIO, 8-channel ADC, same 8 kB/2 kB memory | More I/O and analog inputs for expanded sensor fusion or multi-peripheral control | Select when TSSOP20 pin count is insufficient but same memory and power profile are required |
Compared with LPC1111FDH20/002, LPC1112FDH20/102 offers double flash and SRAM for complex protocols, while LPC1111FHN33/102 provides 12 more GPIOs and 3 extra ADC channels in a smaller footprint - both retain identical power profiles and debug interface, making them drop-in replacements only in software-defined contexts where pin mapping and memory layout are reconfigured.
Availability
LPC1111FDH20/002 is available at Aetrix Electronics and suitable for lighting control, alarm systems, and eMetering requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for LPC1111FDH20/002 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC1100L series - including LPC1111FDH20/002 - was designed for cost-sensitive, ultra-low-power embedded control in consumer and industrial equipment, emphasizing simplified toolchains and rapid time-to-market.
FAQ
What is the maximum operating frequency of the LPC1111FDH20/002?
The LPC1111FDH20/002 operates at a maximum CPU frequency of 50 MHz. This is achieved using the internal PLL driven by either the 12 MHz internal RC oscillator (trimmed to ±1 %) or an external crystal (1–25 MHz). The 50 MHz clock enables deterministic real-time response for UART, ADC sampling, and GPIO toggling in applications such as lighting dimming and alarm signaling - all while maintaining compatibility with the ARM Cortex-M0's low-power execution profile.
Does the LPC1111FDH20/002 support a second SPI interface?
No, the LPC1111FDH20/002 does not support a second SPI interface. Per the official datasheet block diagrams and ordering table, only one SPI (SPI0) is implemented in the TSSOP20 variants of the LPC1100L series. The second SPI (SPI1) is explicitly reserved for LQFP48 and HVQFN33 packages - a hardware limitation confirmed across all LPC1111FDH20/002 documentation. Designers requiring dual SPI must select an LQFP48 variant like LPC1113FBD48/302 or migrate to LPC1111FHN33/102.
What ADC channel count is supported on the LPC1111FDH20/002?
The LPC1111FDH20/002 supports 5 ADC input channels (AD0–AD4), consistent with its TSSOP20 pin count limitation. This is documented in Table 2 ("Ordering options") and Figure 1 block diagram annotations. Channels map to pins PIO0_11, PIO1_0, PIO1_1, PIO1_2, and PIO1_3 - all accessible within the 20-pin package. The 10-bit resolution enables accurate sensor reading for applications like ambient light sensing in lighting control or temperature monitoring in white goods UIs.
Is the windowed watchdog timer available on the LPC1111FDH20/002?
No, the windowed watchdog timer (WWDT) is not available on the LPC1111FDH20/002. This feature is exclusive to the LPC1100XL series, as stated in Section 2 ("Features and benefits") and Table 2. The LPC1111FDH20/002 belongs to the LPC1100L series and includes only the standard programmable watchdog timer (WDT). For applications requiring WWDT - such as safety-critical alarm systems - designers must select an XL-series part like LPC1111FHN33/103 or LPC1114FBD48/303.
What debug interface does the LPC1111FDH20/002 use?
The LPC1111FDH20/002 uses Serial Wire Debug (SWD) with two dedicated pins: SWCLK (PIO0_10) and SWDIO (PIO1_3). This 2-pin interface replaces JTAG for programming and real-time debugging, reducing PCB routing complexity and pin count. SWD is fully supported by LPCXpresso IDE, Keil MDK, and open-source tools like OpenOCD - enabling seamless firmware development and field updates without requiring additional debug headers or trace pins.
LPC1111FDH20/002,5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC1100L
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 5x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1111FDH20/002,5 FAQ
1.How can I place an order for LPC1111FDH20/002,5 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1111FDH20/002,5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1111FDH20/002,5 reliable?
The price and inventory of LPC1111FDH20/002,5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1111FDH20/002,5 is usually 5 days.
3.What payment methods are accepted for LPC1111FDH20/002,5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1111FDH20/002,5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1111FDH20/002,5?
LPC1111FDH20/002,5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1111FDH20/002,5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1111FDH20/002,5?
For technical support, including LPC1111FDH20/002,5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1111FDH20/002,5 requirements.
6.How does Aetrix verify that LPC1111FDH20/002,5 is sourced from the original manufacturer or authorized distributors?
All LPC1111FDH20/002,5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1111FDH20/002,5 meets industry standards.
7.What is the process for return or replacement of LPC1111FDH20/002,5?
All LPC1111FDH20/002,5 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1111FDH20/002,5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1111FDH20/002,5 part is unused and in its original packaging.
Return procedure for LPC1111FDH20/002,5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1111FDH20/002,5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

