NXP Semiconductors LPC1112FD20/102,52
- Part No.:
- LPC1112FD20/102,52
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LPC1112FD20/102,52.pdf
- Description:
- LPC1112 - Scalable Entry Level 3
- Quantity:
- Payment:

- Shipping:

Inventory:190
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1112FD20/102 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in SO20 package, delivering up to 50 MHz CPU operation, 16 kB flash, 4 kB SRAM, and integrated UART, I²C, SPI, 10-bit ADC, and four timers - used in cost-sensitive embedded control for lighting and alarm systems.
For engineers reviewing the LPC1112FD20/102 datasheet, LPC1112FD20/102 pinout, LPC1112FD20/102 application, or LPC1112FD20/102 equivalent, key selection criteria include its SO20 footprint, 16 GPIO pins, LPC1100L-series power profiles, windowed watchdog timer, and absence of Fast-mode Plus I²C support.
Technical Context
The LPC1112FD20/102 implements the ARM Cortex-M0 core with NVIC and Serial Wire Debug, operating at up to 50 MHz using internal RC (1 % trimmed) or external crystal (1–25 MHz) clock sources. Its PLL enables full-speed operation without high-frequency crystals.
It integrates a programmable windowed watchdog timer (WDT), Power Management Unit (PMU) supporting Sleep/Deep-sleep/Deep power-down modes, and boot ROM-resident power profiles - all specific to the LPC1100L series variant denoted by the /102 suffix.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture with Thumb-2 instruction set |
| Max Clock Speed | 50 MHz - enables real-time control tasks with sub-μs interrupt latency |
| Flash Memory | 16 kB - sufficient for compact firmware with bootloader and application logic |
| SRAM | 4 kB - supports moderate stack depth and data buffering for sensor/I/O handling |
| GPIO Pins | 16 - all configurable as interrupts, pull-up/pull-down, open-drain (LPC1100L feature) |
| ADC | 10-bit, 5-channel - matches SO20 pin count; inputs multiplexed across AD[4:0] |
| Serial Interfaces | 1 UART (RS-485 capable), 1 I²C (standard mode only), 1 SPI - no Fast-mode Plus I²C or second SPI |
| Operating Voltage | 1.8 V to 3.6 V - compatible with single Li-ion or dual AA battery systems |
Pinout & Package
Package: SO20 - plastic small outline package, 20 leads, 7.5 mm body width (SOT163-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VSS) | Ground | Primary digital ground reference for SO20 package |
| 2 (PIO0_0/RESET) | Reset Input | Active-low reset pin; also functions as GPIO0_0 after initialization |
| 3 (PIO0_1/CLKOUT) | Programmable Clock Output | Outputs system, IRC, CPU, or watchdog clock with selectable divider |
| 4 (PIO0_2/SSEL0) | SPI Slave Select | Enables slave mode on SPI0; configurable as GPIO0_2 |
| 5 (PIO0_3) | General Purpose I/O | Configurable pin with interrupt capability and open-drain option |
| 6 (PIO0_4/SCL) | I²C Serial Clock | Standard-mode I²C bus clock line; not Fast-mode Plus capable |
| 7 (PIO0_5/SDA) | I²C Serial Data | Standard-mode I²C bus data line; supports multi-master arbitration |
| 8 (PIO0_6/SCK0) | SPI Clock | Clock input/output for SPI0 master/slave operation |
| 9 (PIO0_7/CTS) | UART Clear-to-Send | Hardware flow control input for UART; active-low signal |
| 10 (VDD) | Power Supply | Single 1.8–3.6 V supply for core and I/O; decoupling required |
| 11 (R/PIO0_11/AD0) | ADC Input 0 | Analog input channel 0; also serves as reset-capable GPIO |
| 12 (XTALIN) | Clock Input | Connects to external crystal or oscillator (1–25 MHz range) |
| 13 (XTALOUT) | Clock Output | Drives crystal; not available on HVQFN24 but present in SO20 |
| 14 (VSS) | Ground | Secondary ground pin for noise reduction in SO20 layout |
| 15 (PIO1_0/AD1) | ADC Input 1 | Analog input channel 1; also GPIO1_0 with interrupt support |
| 16 (PIO1_1/AD2) | ADC Input 2 | Analog input channel 2; level/edge sensitive interrupt source |
| 17 (PIO1_2/AD3) | ADC Input 3 | Analog input channel 3; supports wake-up from Deep-sleep mode |
| 18 (PIO1_3/AD4) | ADC Input 4 | Analog input channel 4; also SWDIO for debug interface |
| 19 (SWCLK/PIO0_10) | Debug Clock | Serial Wire Debug clock input; doubles as GPIO0_10 |
| 20 (VDD) | Power Supply | Second VDD pin for improved power integrity in SO20 package |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer | Prevents runaway code with time-windowed refresh requirement - mandatory for safety-critical lighting/alarms |
| Power Profiles in Boot ROM | One function call selects optimized performance/power trade-offs - eliminates manual register configuration |
| Configurable Open-Drain Mode | Enables direct drive of LEDs or wired-AND bus interfaces without external components |
| High-Current GPIO | 20 mA sink capability on I²C pins (not applicable to LPC1112FD20/102 per datasheet note) |
| Wake-Up from Deep-sleep | 13 GPIO pins support wake-up events - reduces system power to <1 μA during standby |
| Serial Wire Debug (SWD) | 2-pin debug interface with full flash programming and real-time trace - minimizes PCB debug footprint |
Applications
| Smart Lighting Control | Home Security Panel |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and wireless command reception. IC Role / Device Role / Timing Role: Main controller executing PWM dimming logic, ADC sampling, and UART-based RF module communication. Use Value: 16 kB flash accommodates lighting algorithm + OTA update handler; 16 GPIO enable direct switch/LED/sensor interfacing. | Use Scenario: Battery-powered door/window sensor hub aggregating contact, motion, and tamper signals. IC Role / Device Role / Timing Role: Low-power coordinator managing sensor polling, event logging, and periodic GSM/Wi-Fi transmission. Use Value: Deep power-down mode draws <1 μA; windowed WDT ensures reliable recovery after brownout or ESD events. |
| Industrial Sensor Node | Appliance Control Board |
Use Scenario: Temperature/humidity monitor with RS-485 backhaul in HVAC duct networks. IC Role / Device Role / Timing Role: Signal acquisition and protocol translation between analog sensors and industrial bus. Use Value: UART with fractional baud rate generator supports legacy 9600/19200 bps RS-485; 10-bit ADC meets ±1 °C accuracy requirements. | Use Scenario: Microwave oven mainboard controlling magnetron, turntable, keypad, and display. IC Role / Device Role / Timing Role: Real-time safety monitor and user interface manager with fault detection. Use Value: Nested Vectored Interrupt Controller handles concurrent button press, thermal cutoff, and timer events with deterministic latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1111FDH20/002 | 8 kB flash, 2 kB SRAM, same SO20 package and peripheral set | Lower memory capacity limits complex state machines or larger protocol stacks | Select when firmware size is under 6 kB and BOM cost sensitivity outweighs future scalability |
| LPC1112FDH20/102 | TSSOP20 package (4.4 mm width), identical memory/peripherals, same LPC1100L series | Narrower footprint suits space-constrained PCBs but requires re-layout | Choose for higher-density designs where SO20's 7.5 mm width is prohibitive |
Compared with LPC1111FDH20/002, the LPC1112FD20/102 provides double flash/SRAM for enhanced firmware resilience; versus LPC1112FDH20/102, it offers identical functionality in a wider SO20 package enabling easier hand-soldering and probe access.
Availability
LPC1112FD20/102 is available at Aetrix Electronics and suitable for smart lighting control, home security panels, and industrial sensor nodes requiring stable component supply across production lifecycles.
Supply support for LPC1112FD20/102 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC111x family targets cost-optimized 32-bit replacement of 8/16-bit MCUs, emphasizing low power, simple toolchain adoption, and rapid time-to-market for resource-constrained embedded systems.
FAQ
What is the maximum operating frequency of the LPC1112FD20/102?
The LPC1112FD20/102 operates at a maximum CPU frequency of 50 MHz. This speed is achievable using either the internal 12 MHz RC oscillator (trimmed to ±1 %) with PLL multiplication or an external crystal oscillator (1–25 MHz range). The PLL allows full-speed operation without requiring a high-frequency crystal, simplifying board design while maintaining timing precision for real-time control tasks in the LPC1112FD20/102.
Does the LPC1112FD20/102 support Fast-mode Plus I²C?
No, the LPC1112FD20/102 does not support Fast-mode Plus I²C. As explicitly noted in Section 2 of the datasheet, Fast-mode Plus capability is excluded from this variant. It supports standard I²C up to 400 kHz, with SCL and SDA pins (Pins 6 and 7) compliant with full I²C-bus specification but lacking the 1 Mbit/s Fast-mode Plus data rate. This limitation applies specifically to the LPC1112FD20/102 and other SO20/TSSOP20 variants in the LPC1100L series.
How many ADC channels are available on the LPC1112FD20/102?
The LPC1112FD20/102 provides five 10-bit ADC input channels (AD[4:0]), mapped to pins PIO1_0 through PIO1_4 and R/PIO0_11. This count aligns with the SO20 package's pin count and is confirmed in Table 2 of the datasheet. The ADC supports single-ended conversion only and lacks differential mode or hardware averaging - features reserved for larger-package variants like LQFP48. All five channels are accessible without multiplexer configuration overhead in basic use cases.
What power-saving modes does the LPC1112FD20/102 support?
The LPC1112FD20/102 supports three reduced-power modes: Sleep, Deep-sleep, and Deep power-down. Sleep mode halts the CPU while peripherals remain active; Deep-sleep disables the main oscillator and retains RAM content; Deep power-down shuts down nearly all circuitry, retaining only wake-up logic and drawing less than 1 μA. These modes are managed by the integrated PMU and activated via CMSIS-compliant APIs - a core feature of the LPC1100L series denoted by the /102 suffix in LPC1112FD20/102.
Is the LPC1112FD20/102 pin-compatible with other LPC111x SO20 variants?
Yes, the LPC1112FD20/102 is pin-compatible with other SO20-packaged LPC111x devices including LPC1110FD20 and LPC1111FDH20/002. All share identical pin numbering, electrical characteristics, and functional assignment per pin position in the SO20 (SOT163-1) package. However, peripheral enablement (e.g., second SPI, Fast-mode Plus I²C) and memory sizes differ - meaning hardware layout is interchangeable, but firmware must match the specific variant's capabilities defined for LPC1112FD20/102.
LPC1112FD20/102,52 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Series:
- LPC11xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 5x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1112FD20/102,52 FAQ
1.How can I place an order for LPC1112FD20/102,52 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1112FD20/102,52 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1112FD20/102,52 reliable?
The price and inventory of LPC1112FD20/102,52 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1112FD20/102,52 is usually 5 days.
3.What payment methods are accepted for LPC1112FD20/102,52?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1112FD20/102,52 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1112FD20/102,52?
LPC1112FD20/102,52 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1112FD20/102,52 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1112FD20/102,52?
For technical support, including LPC1112FD20/102,52 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1112FD20/102,52 requirements.
6.How does Aetrix verify that LPC1112FD20/102,52 is sourced from the original manufacturer or authorized distributors?
All LPC1112FD20/102,52 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1112FD20/102,52 meets industry standards.
7.What is the process for return or replacement of LPC1112FD20/102,52?
All LPC1112FD20/102,52 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1112FD20/102,52, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1112FD20/102,52 part is unused and in its original packaging.
Return procedure for LPC1112FD20/102,52:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1112FD20/102,52 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

