NXP Semiconductors LPC1112FHI33/202,5
- Part No.:
- LPC1112FHI33/202,5
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC1112FHI33/202,5.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,442
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1112FHI33/202 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in a 5×5 mm HVQFN33 package, featuring 16 kB flash, 4 kB SRAM, one UART with RS-485 support, one I²C-bus interface (Fast-mode Plus), four general-purpose timers, and a 10-bit ADC with eight input channels - deployed in lighting control and alarm system firmware.
For engineers reviewing the LPC1112FHI33/202 datasheet, LPC1112FHI33/202 pinout, LPC1112FHI33/202 application, or LPC1112FHI33/202 equivalent, key selection criteria include its 5×5 mm HVQFN33 footprint, LPC1100L-series power profiles, windowed watchdog timer, configurable open-drain GPIO, and 1.8–3.6 V single-supply operation for space-constrained industrial embedded designs.
Technical Context
The LPC1112FHI33/202 implements an ARM Cortex-M0 core with Nested Vectored Interrupt Controller (NVIC) and Serial Wire Debug (SWD), operating at up to 50 MHz via internal 12 MHz RC oscillator (±1 %) or external crystal (1–25 MHz). Its clock generation includes a programmable PLL and multiple clock output options (CPU, IRC, watchdog, system oscillator).
It belongs to the LPC1100L series, enabling power optimization through boot-ROM-resident power profiles and supporting three low-power modes: Sleep, Deep-sleep, and Deep power-down - with wake-up capability on up to 13 functional pins and brownout detection across four thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture with NVIC and SWD debug interface |
| Max Clock Frequency | 50 MHz - enables real-time response in lighting dimming and sensor polling loops |
| Flash Memory | 16 kB - sufficient for bootloader + application firmware in cost-sensitive white goods |
| SRAM | 4 kB - supports stack, heap, and peripheral buffers for UART/I²C/ADC concurrent operation |
| GPIO Pins | 28 - all configurable as interrupt sources with pull-up/pull-down and open-drain mode |
| ADC | 10-bit, 8-channel multiplexed input - suitable for analog sensor interfacing in alarm systems |
| I²C Interface | Fast-mode Plus (1 Mbit/s) with monitor mode - enables robust communication with environmental sensors |
| Power Supply | 1.8 V to 3.6 V single supply - simplifies power design in battery-backed or energy-harvesting nodes |
Pinout & Package
HVQFN33 package: 5 mm × 5 mm × 0.85 mm body, 33 terminals, no leads, thermal-enhanced construction for compact PCB layouts and improved heat dissipation in enclosed lighting modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / General-purpose I/O | Active-low reset with internal pull-up; dual-use pin reduces BOM count in minimal-footprint designs |
| XTALIN / XTALOUT | Clock oscillator inputs | Supports 1–25 MHz crystal; optional bypass for internal 12 MHz RC oscillator in cost-sensitive applications |
| SWDIO / SWCLK | Serial Wire Debug interface | Enables in-circuit programming and real-time debugging without dedicated JTAG header |
| PIO0_4/SCL / PIO0_5/SDA | I²C-bus interface | Fast-mode Plus capable (1 Mbit/s); supports multi-master and monitor mode for bus diagnostics |
| PIO1_6/RXD / PIO1_7/TXD | UART channel | RS-485/EIA-485 compliant with fractional baud rate generator and internal FIFO |
| PIO0_8/MISO0 / PIO0_9/MOSI0 / PIO0_6/SCK0 / PIO0_2/SSEL0 | SPI0 interface | Full-duplex SPI with SSP features; supports master/slave, clock polarity/phase configuration |
| PIO1_3/AD4 / PIO1_4/AD5 / ... / PIO1_11/AD7 | ADC input channels | Eight 10-bit analog inputs mapped to GPIO pins - allows flexible sensor routing without external mux |
| VDD / VSS | Power supply rails | Dual VDD pins improve noise immunity; VSS provides dedicated ground return path for analog/digital domains |
Key Features
| Feature | Design Value |
|---|---|
| Power Profiles | Boot-ROM-resident software API enables runtime switching between performance/power trade-offs without firmware rewrite |
| Windowed Watchdog Timer | Prevents runaway code while tolerating valid timing jitter - critical for fail-safe alarm system firmware |
| Configurable Open-Drain GPIO | Allows direct connection to I²C bus or wired-AND logic without external pull-ups in lighting control interfaces |
| High-Current GPIO Drivers | 20 mA sink on I²C pins supports direct LED indicator drive or level-shifting without discrete transistors |
| Wake-Up from Deep-Sleep | 13 GPIO pins double as wake sources - enables ultra-low-power monitoring with sub-μA sleep current |
| Unique Device Serial Number | Factory-programmed 128-bit ID enables secure device authentication and firmware binding in connected lighting systems |
Applications
| Lighting Control | Alarm System Sensor Hub |
|---|---|
Use Scenario: Digital dimming and color mixing in smart LED luminaires with DALI or 0–10 V interface. IC Role / Device Role / Timing Role: Main controller executing PWM generation, I²C sensor polling, and UART-based command parsing. Use Value: 28 GPIO and 8 ADC channels enable direct integration of ambient light, temperature, and occupancy sensors - eliminating external signal conditioning ICs. | Use Scenario: Central node aggregating door/window contact, PIR motion, and smoke detector signals in residential security panels. IC Role / Device Role / Timing Role: Low-power sensor coordinator managing periodic wake-up, data fusion, and RS-485 alarm reporting. Use Value: Windowed WDT and Deep-sleep wake-on-GPIO ensure reliable fault detection and <10 μA standby current - extending battery life in backup-powered installations. |
| White Goods UI Panel | eMetering Subsystem |
Use Scenario: Touchless button interface and display driver for washing machine control panels with capacitive sensing. IC Role / Device Role / Timing Role: Dedicated UI processor handling touch scan, LED feedback, and serial communication with main MCU. Use Value: 16 kB flash and 4 kB SRAM accommodate capacitive sensing library plus real-time UI state machine - avoiding external memory. | Use Scenario: Pulse counting and tamper detection module in smart electricity meters with optical isolation. IC Role / Device Role / Timing Role: Isolated metering co-processor capturing kWh pulses and validating meter cover status via GPIO interrupts. Use Value: Single 1.8–3.6 V supply and brownout detection with four thresholds ensure accurate pulse capture during voltage sags common in grid-edge deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1112FHN33/202 | Same 16 kB flash / 4 kB SRAM / HVQFN33, but 7×7 mm body vs. 5×5 mm; lacks power profiles and windowed WDT | Less suitable for thermally constrained or safety-critical alarm systems requiring windowed watchdog | Select only if board layout accommodates larger 7×7 mm footprint and power optimization is not required |
| LPC1112FHI33/203 | Same 5×5 mm HVQFN33 package and power profiles, but adds second SPI interface and extended ADC channel count (8 → 8, same) | Better suited for designs needing dual SPI peripherals (e.g., display + secure element) without footprint change | Choose when additional SPI bandwidth or enhanced peripheral concurrency is needed - identical pinout and thermal profile |
Compared with LPC1112FHN33/202, the LPC1112FHI33/202 offers superior thermal performance and smaller PCB area; compared with LPC1112FHI33/203, it trades one SPI interface for lower cost and identical power management - ideal for cost-optimized lighting controllers.
Availability
LPC1112FHI33/202 is available at Aetrix Electronics and suitable for lighting control, alarm systems, white goods UI panels, and eMetering subsystems requiring stable component supply and long-term industrial availability.
Supply support for LPC1112FHI33/202 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC111x family targets cost-sensitive 8/16-bit replacement use cases, emphasizing low power, small footprint, and integrated peripherals - designed specifically for lighting, security, and appliance control where MCU resources must be tightly balanced against bill-of-materials cost.
FAQ
What is the maximum operating frequency of the LPC1112FHI33/202?
The LPC1112FHI33/202 operates at a maximum CPU frequency of 50 MHz. This speed is achieved using either the internal 12 MHz RC oscillator (trimmed to ±1 % accuracy) or an external crystal (1–25 MHz) with an integrated PLL. The 50 MHz clock enables deterministic real-time execution in lighting PWM control and alarm event response loops within the LPC1112FHI33/202.
Does the LPC1112FHI33/202 support I²C Fast-mode Plus?
Yes, the LPC1112FHI33/202 includes a hardware I²C-bus interface compliant with Fast-mode Plus (1 Mbit/s), supporting multiple address recognition and monitor mode. This capability is confirmed for the LPC1100L series, to which the LPC1112FHI33/202 belongs, and enables high-speed communication with environmental sensors and EEPROMs without external level shifters - a verified feature in the official NXP LPC111x datasheet Rev. 9.2.
How many ADC channels does the LPC1112FHI33/202 provide?
The LPC1112FHI33/202 integrates a 10-bit analog-to-digital converter with multiplexing across eight input channels (AD0–AD7), accessible on dedicated GPIO pins. This matches the specification for HVQFN33-packaged LPC1100L devices in Table 2 of the datasheet. The eight-channel capability supports simultaneous sampling of temperature, light, and proximity sensors in alarm system sensor hubs using the LPC1112FHI33/202.
What low-power modes are supported by the LPC1112FHI33/202?
The LPC1112FHI33/202 supports three reduced-power modes: Sleep, Deep-sleep, and Deep power-down. As an LPC1100L-series device, it implements power profiles stored in boot ROM for runtime optimization and enables wake-up from Deep-sleep via up to 13 functional GPIO pins. These capabilities are documented in Section 2 "Features and benefits" and validated for the LPC1112FHI33/202 in the NXP LPC111x datasheet Rev. 9.2.
Is the LPC1112FHI33/202 pin-compatible with other HVQFN33 variants in the LPC111x family?
The LPC1112FHI33/202 shares the same 33-terminal HVQFN33 pinout with other 5×5 mm variants like LPC1112FHI33/102 and LPC1112FHI33/203, as confirmed by Figure 6 and Table 9 in the datasheet. However, functional differences exist - such as presence of power profiles and windowed WDT - meaning firmware and peripheral initialization must be validated per variant. Pin compatibility does not imply full functional equivalence across all LPC1112FHI33/xxx suffixes.
LPC1112FHI33/202,5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC1100L
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1112FHI33/202,5 FAQ
1.How can I place an order for LPC1112FHI33/202,5 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1112FHI33/202,5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1112FHI33/202,5 reliable?
The price and inventory of LPC1112FHI33/202,5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1112FHI33/202,5 is usually 5 days.
3.What payment methods are accepted for LPC1112FHI33/202,5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1112FHI33/202,5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1112FHI33/202,5?
LPC1112FHI33/202,5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1112FHI33/202,5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1112FHI33/202,5?
For technical support, including LPC1112FHI33/202,5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1112FHI33/202,5 requirements.
6.How does Aetrix verify that LPC1112FHI33/202,5 is sourced from the original manufacturer or authorized distributors?
All LPC1112FHI33/202,5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1112FHI33/202,5 meets industry standards.
7.What is the process for return or replacement of LPC1112FHI33/202,5?
All LPC1112FHI33/202,5 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1112FHI33/202,5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1112FHI33/202,5 part is unused and in its original packaging.
Return procedure for LPC1112FHI33/202,5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1112FHI33/202,5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

