My Inquiry
My Account
NXP Semiconductors LPC1112FHN33/102K
- Part No.:
- LPC1112FHN33/102K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1112FHN33/102K.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1112FHN33/102K from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in HVQFN33 package, featuring 16 kB flash, 2 kB SRAM, 28 GPIO pins, 10-bit ADC with 8 input channels, and one UART with RS-485 support - deployed in lighting control and alarm systems requiring compact, low-power embedded processing.
For engineers reviewing the LPC1112FHN33/102K datasheet, LPC1112FHN33/102K pinout, LPC1112FHN33/102K application, or LPC1112FHN33/102K equivalent, this page delivers verified specifications, validated pin functions, real-world use cases, and confirmed alternative parts for rapid design-in and supply assurance.
Technical Context
The LPC1112FHN33/102K implements an ARM Cortex-M0 core running at up to 50 MHz, paired with a programmable watchdog timer (WDT) and nested vectored interrupt controller (NVIC). It supports fractional baud rate generation in its UART and uses a 12 MHz internal RC oscillator trimmed to ±1 % accuracy as system clock source.
This device belongs to the LPC1100L series and includes power profiles in boot ROM for optimized performance/power trade-offs, configurable open-drain GPIO mode, and high-current sink drivers (20 mA) on I2C-bus pins - but excludes Fast-mode Plus I2C and second SPI interface per datasheet Table 2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture with Thumb-2 instruction set |
| Max Clock Frequency | 50 MHz - enables real-time response in sensor interfacing and motor control loops |
| Flash Memory | 16 kB - sufficient for firmware with basic communication stacks and control logic |
| SRAM | 2 kB - supports small data buffers, stack, and RTOS kernel operation |
| ADC Resolution | 10-bit - provides 1024 discrete levels for analog sensor signal digitization |
| GPIO Count | 28 pins - allows direct connection to LEDs, buttons, relays, and external peripherals |
| UART Interfaces | 1 channel with RS-485 support and internal FIFO - suitable for industrial bus communication |
| Operating Voltage | 1.8 V to 3.6 V - compatible with single-cell Li-ion and standard 3.3 V rail designs |
Pinout & Package
HVQFN33 (plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body 7 × 7 × 0.85 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power Supply | Primary 1.8–3.6 V supply input for core and I/O domains |
| VSS | Ground | Reference ground terminal for all digital and analog circuits |
| RESET/PIO0_0 | Reset Input / GPIO | Active-low reset assertion; also configurable as general-purpose input/output |
| XTALIN / XTALOUT | Clock Input / Output | Connects to external crystal (1–25 MHz) for precise timing reference |
| SWDIO / PIO1_3 / AD4 | Debug / GPIO / ADC | Single-wire debug I/O; also serves as ADC input channel 4 and GPIO |
| SWCLK / PIO0_10 / SCK0 | Debug Clock / GPIO / SPI | SWD clock input; also SPI0 clock output and general-purpose I/O |
| PIO0_4 / SCL | I2C Bus | Open-drain I2C serial clock line supporting standard and fast modes |
| PIO0_5 / SDA | I2C Bus | Open-drain I2C serial data line with internal pull-up capability |
| PIO1_6 / RXD | UART Receive | Asynchronous serial data input for UART communication |
| PIO1_7 / TXD | UART Transmit | Asynchronous serial data output with RS-485 driver enable support |
| PIO0_7 / CTS | Flow Control | Clear-to-send handshake signal for hardware flow control in UART |
| PIO1_4 / AD5 / WAKEUP | ADC Input / Wakeup | Analog input channel 5; also triggers wake-up from Deep-sleep mode |
| PIO1_11 / AD7 | ADC Input | Analog input channel 7 - one of eight multiplexed ADC inputs |
| PIO0_1 / CLKOUT | Clock Output | Programmable divider output reflecting system, IRC, CPU, or WDT clock |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0 core with NVIC | Enables deterministic interrupt handling and efficient context switching for real-time tasks |
| Configurable open-drain GPIO mode | Supports wired-AND logic, I2C bus implementation, and level translation without external components |
| Power profiles in boot ROM | Reduces development time by enabling runtime selection of optimized power/performance configurations |
| Windowed watchdog timer (WWDT) | Prevents runaway code execution with stricter timeout window enforcement than standard WDT |
| Serial Wire Debug (SWD) | Provides non-intrusive debugging over two pins, minimizing PCB footprint and pin count overhead |
| 12 MHz ±1 % internal RC oscillator | Eliminates need for external crystal in cost-sensitive applications while maintaining timing accuracy |
Applications
| Lighting Control | Alarm Systems |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and wireless command reception. IC Role / Device Role / Timing Role: Main controller executing PWM dimming logic, ADC sampling of photodiode voltage, and UART-based command parsing. Use Value: 28 GPIOs drive multiple LED strings and sense switches; 10-bit ADC resolves lux-level changes; UART handles configuration updates via RS-485 bus. | Use Scenario: Battery-powered door/window contact sensor with tamper detection and RF reporting. IC Role / Device Role / Timing Role: Low-power monitoring unit sampling reed switch state, managing sleep/wake cycles, and transmitting alerts via UART-connected transceiver. Use Value: Deep power-down mode draws <1 μA; wake-up on GPIO interrupt ensures instant response; 16 kB flash stores secure firmware and event logs. |
| eMetering | White Goods |
Use Scenario: Single-phase electricity meter with current/voltage sensing and pulse output. IC Role / Device Role / Timing Role: Signal acquisition processor reading shunt/sensor outputs via ADC, computing kWh, and generating calibrated pulse train. Use Value: 10-bit ADC achieves >99.9% linearity across 0–100 A range; UART interfaces with optical port for utility-side calibration; 2 kB SRAM buffers measurement data. | Use Scenario: Smart washing machine control board managing motor speed, water temperature, and user interface. IC Role / Device Role / Timing Role: System coordinator handling button inputs, display updates, motor control signals, and temperature feedback via ADC. Use Value: 28 GPIOs directly drive LEDs, relays, and triac gates; UART communicates with display module; 50 MHz CPU executes PID loop for heater control within 10 ms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1111FHN33/102 | 8 kB flash, 2 kB SRAM - half the program memory capacity | Suitable for simpler firmware with minimal peripheral drivers or protocol stacks | Select when application code size remains under 7 kB and no future feature expansion is planned |
| LPC1112FHN33/202 | 16 kB flash, 4 kB SRAM - double the RAM for larger buffers or RTOS usage | Better suited for applications requiring USB CDC emulation or multi-threaded task scheduling | Choose when additional heap space is needed for dynamic allocation or complex state machines |
Compared with LPC1111FHN33/102, the LPC1112FHN33/102 offers double flash for richer firmware; compared with LPC1112FHN33/202, it trades 2 kB RAM for lower BOM cost where buffer depth is constrained by fixed-size arrays.
Availability
LPC1112FHN33/102K is available at Aetrix Electronics and suitable for lighting control, alarm systems, eMetering, and white goods requiring stable component supply across production lifecycles.
Supply support for LPC1112FHN33/102K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC111x series targets cost-sensitive, low-power embedded applications - designed to replace legacy 8/16-bit MCUs with ARM-based performance, simplified toolchain integration, and reduced code size.
FAQ
What is the maximum operating frequency of the LPC1112FHN33/102K?
The LPC1112FHN33/102K operates at a maximum CPU frequency of 50 MHz. This speed is achievable using either the internal 12 MHz RC oscillator with PLL multiplication or an external crystal up to 25 MHz. The 50 MHz clock enables deterministic execution of real-time control algorithms and fast peripheral response times without requiring external clock sources beyond standard crystals.
Does the LPC1112FHN33/102K support Fast-mode Plus I2C?
No, the LPC1112FHN33/102K does not support Fast-mode Plus I2C. According to the official NXP datasheet (Rev. 9.2), Fast-mode Plus (1 Mbit/s) is explicitly excluded for the LPC1112FDH20/102 variant and applies only to selected LPC1100XL series devices. The LPC1112FHN33/102K belongs to the LPC1100L series and supports standard and fast-mode I2C (up to 400 kbit/s) only.
How many ADC input channels does the LPC1112FHN33/102K provide?
The LPC1112FHN33/102K provides 8 ADC input channels (AD[7:0]), as confirmed by its HVQFN33 package pinout in Figure 6 and Table 9 of the datasheet. These channels are multiplexed across dedicated analog-capable GPIO pins including PIO1_3/AD4, PIO1_4/AD5, PIO1_11/AD7, and others - enabling simultaneous sampling of multiple sensors in compact designs.
What debug interface does the LPC1112FHN33/102K use?
The LPC1112FHN33/102K uses Serial Wire Debug (SWD) with two dedicated pins: SWDIO (PIO1_3) and SWCLK (PIO0_10). This two-pin interface replaces JTAG for programming and real-time debugging, reducing PCB routing complexity while maintaining full visibility into CPU registers, memory, and peripheral states during development and field diagnostics.
Is the LPC1112FHN33/102K compatible with the LPC1112FHN33/202 in terms of pinout and software?
Yes, the LPC1112FHN33/102K is pin-compatible and software-compatible with the LPC1112FHN33/202, as both share identical HVQFN33 packaging, identical peripheral register maps, and same ARM Cortex-M0 core architecture. The only functional difference is SRAM size (2 kB vs. 4 kB); all GPIO, UART, ADC, and timer configurations remain unchanged, allowing drop-in replacement where memory headroom permits.
LPC1112FHN33/102K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC1100L
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1112FHN33/102K FAQ
1.How can I place an order for LPC1112FHN33/102K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1112FHN33/102K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1112FHN33/102K reliable?
The price and inventory of LPC1112FHN33/102K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1112FHN33/102K is usually 5 days.
3.What payment methods are accepted for LPC1112FHN33/102K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1112FHN33/102K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1112FHN33/102K?
LPC1112FHN33/102K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1112FHN33/102K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1112FHN33/102K?
For technical support, including LPC1112FHN33/102K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1112FHN33/102K requirements.
6.How does Aetrix verify that LPC1112FHN33/102K is sourced from the original manufacturer or authorized distributors?
All LPC1112FHN33/102K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1112FHN33/102K meets industry standards.
7.What is the process for return or replacement of LPC1112FHN33/102K?
All LPC1112FHN33/102K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1112FHN33/102K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1112FHN33/102K part is unused and in its original packaging.
Return procedure for LPC1112FHN33/102K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1112FHN33/102K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
