NXP Semiconductors LPC1112FHN33/202,5
- Part No.:
- LPC1112FHN33/202,5
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1112FHN33/202,5.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1112FHN33/202 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in HVQFN33 package, featuring 16 kB flash, 4 kB SRAM, 28 GPIO pins, 10-bit ADC with 8 input channels, and one UART with RS-485 support - deployed in lighting control and alarm system firmware.
For engineers reviewing the LPC1112FHN33/202 datasheet, LPC1112FHN33/202 pinout, LPC1112FHN33/202 application, or LPC1112FHN33/202 equivalent, key selection criteria include power profile support (LPC1100L series), I²C Fast-mode Plus capability, windowed watchdog timer, and compatibility with SWD debug interface.
Technical Context
The LPC1112FHN33/202 implements an ARM Cortex-M0 core with Nested Vectored Interrupt Controller (NVIC) and system tick timer, operating at up to 50 MHz via internal 12 MHz RC oscillator (±1 %) or external crystal (1–25 MHz). It integrates a programmable windowed watchdog timer and supports Sleep, Deep-sleep, and Deep power-down modes via on-chip PMU.
Peripheral integration includes one Fast-mode Plus I²C-bus interface (1 Mbit/s), one UART with fractional baud rate generation and RS-485 support, two SPI controllers (SSP features), four general-purpose timers (up to 13 match outputs), and a 10-bit ADC multiplexed across eight pins - all accessible through 28 GPIOs with configurable pull-up/pull-down and open-drain mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation |
| Flash Memory | 16 kB on-chip flash with ISP/IAP support for field updates |
| SRAM | 4 kB static RAM for data and stack storage |
| GPIO Pins | 28 general-purpose I/O pins with configurable pull-up/pull-down and open-drain mode |
| ADC | 10-bit successive approximation ADC with 8-channel multiplexer |
| I²C Interface | Fast-mode Plus compliant (1 Mbit/s), multi-address recognition and monitor mode |
| UART | RS-485/EIA-485 compatible UART with internal FIFO and fractional baud rate generator |
| Power Range | Single 1.8 V to 3.6 V supply with brownout detection at four thresholds |
Pinout & Package
HVQFN33 package: plastic thermal enhanced very thin quad flat package, no leads, 33 terminals, body size 7 × 7 × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | Active-low hardware reset; configurable as general-purpose I/O |
| XTALIN / XTALOUT | Clock oscillator inputs | Supports external crystal (1–25 MHz) or ceramic resonator for precise timing |
| SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | Debug I/O / ADC input / Timer match | Serial Wire Debug bidirectional signal; also serves as ADC channel 4 and timer match output |
| SWCLK / PIO0_10 / SCK0 / CT16B0_MAT2 | Debug clock / SPI clock / Timer match | SWD clock input; shared with SPI0 clock and 16-bit timer match output |
| PIO0_4 / SCL | I²C serial clock | Open-drain output for I²C Fast-mode Plus bus clock line |
| PIO0_5 / SDA | I²C serial data | Open-drain output for I²C Fast-mode Plus bus data line |
| PIO1_6 / RXD / CT32B0_MAT0 | UART receive / Timer match | Asynchronous serial input; also functions as 32-bit timer match output |
| PIO1_7 / TXD / CT32B0_MAT1 | UART transmit / Timer match | Asynchronous serial output; also functions as 32-bit timer match output |
| PIO0_7 / CTS | UART clear-to-send input | Hardware flow control input for RS-485 half-duplex coordination |
| VDD / VSS | Power supply / Ground | Dual VDD pins (pins 17 & 25) and single VSS (pin 33) ensure stable core and I/O rail decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Power profiles in boot ROM | One function call optimizes performance vs. power consumption across Sleep, Deep-sleep, and Deep power-down modes |
| Windowed watchdog timer | Prevents runaway code by requiring service within defined time windows - critical for alarm and metering reliability |
| Configurable open-drain mode | Enables direct I²C bus interfacing and wired-AND logic without external pull-ups on selected GPIOs |
| High-current I/O drivers | 20 mA sink capability on I²C pins supports robust bus termination under noise-prone industrial conditions |
| Unique device serial number | Factory-programmed 128-bit ID enables secure firmware binding and device-level traceability in production |
| Serial Wire Debug (SWD) | Two-pin debug interface reduces PCB footprint and simplifies in-circuit programming and real-time tracing |
Applications
| Lighting Control | Alarm Systems |
|---|---|
Use Scenario: Digital dimming and color mixing in LED driver modules with DALI or 0–10 V interface. IC Role / Device Role / Timing Role: Main controller executing PWM timing, communication protocol stack, and fault monitoring. Use Value: 28 GPIOs support multiple PWM outputs and sensor inputs; 10-bit ADC enables precise ambient light sensing and current feedback. | Use Scenario: Intrusion detection panel with zone monitoring, keypad interface, and siren control. IC Role / Device Role / Timing Role: Central security processor managing sensor polling, tamper detection, and RS-485 communication to central hub. Use Value: Windowed WDT ensures fail-safe reset during firmware hangs; UART RS-485 support enables long-distance panel-to-hub links. |
| eMetering | White Goods |
Use Scenario: Single-phase smart electricity meter with pulse counting, tariff switching, and optical port communication. IC Role / Device Role / Timing Role: Metering MCU handling metrology calculations, EEPROM logging, and IR/UART host interface. Use Value: 16 kB flash stores dual tariff tables and firmware; 4 kB SRAM accommodates real-time energy accumulation buffers. | Use Scenario: Washing machine main control board managing motor drive, temperature sensing, and user interface. IC Role / Device Role / Timing Role: System-on-chip controller coordinating motor commutation timing, ADC-based thermistor readings, and display updates. Use Value: 50 MHz Cortex-M0 delivers deterministic response for brushless DC motor control loops; low-power modes extend standby battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1112FHN33/102 | Same 16 kB flash and 28 GPIO, but only 2 kB SRAM and no power profiles | Lacks runtime power optimization; unsuitable for Deep-sleep-critical designs | Select when cost sensitivity outweighs advanced power management needs |
| LPC1112FHN33/203 | Same 16 kB flash and 4 kB SRAM, but adds second SPI and extended ADC channel count (8 → 8, same count) | Includes second SPI for peripheral expansion (e.g., external flash or display driver) | Choose when additional synchronous serial interface is required alongside full power profile support |
Compared with LPC1112FHN33/102, the LPC1112FHN33/202 provides 2× more SRAM and factory-configured power profiles for adaptive low-power operation; compared with LPC1112FHN33/203, it omits the second SPI but retains identical memory, GPIO, and analog resources - making it optimal for cost-constrained, power-aware embedded control where SPI expansion is unnecessary.
Availability
LPC1112FHN33/202 is available at Aetrix Electronics and suitable for lighting control, alarm systems, and eMetering requiring stable component supply across industrial temperature range (−40 °C to +85 °C).
Supply support for LPC1112FHN33/202 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC111x family targets cost-sensitive 32-bit embedded applications previously served by 8/16-bit MCUs, emphasizing low power, small footprint, and ARM ecosystem compatibility - especially for white goods, lighting, and security systems.
FAQ
What is the maximum CPU frequency supported by the LPC1112FHN33/202?
The LPC1112FHN33/202 supports a maximum CPU frequency of 50 MHz. This is achieved using either the internal 12 MHz RC oscillator (trimmed to ±1 % accuracy) or an external crystal oscillator (1–25 MHz) with an integrated PLL. The PLL allows the core to run at full speed without requiring a high-frequency crystal, reducing BOM cost and layout complexity while maintaining timing precision for real-time control tasks in the LPC1112FHN33/202.
Does the LPC1112FHN33/202 support I²C Fast-mode Plus?
Yes, the LPC1112FHN33/202 supports I²C Fast-mode Plus with a data rate of 1 Mbit/s. This capability is confirmed for the LPC1100L series (to which LPC1112FHN33/202 belongs) and includes multi-address recognition and monitor mode. The I²C pins (SCL and SDA) are configured as open-drain outputs with 20 mA sink capability, enabling robust bus driving in electrically noisy environments - a key feature distinguishing the LPC1112FHN33/202 from base LPC1100-series variants.
How many ADC input channels does the LPC1112FHN33/202 provide?
The LPC1112FHN33/202 provides eight ADC input channels, supporting a 10-bit successive approximation converter. These channels are mapped to GPIO pins AD0–AD7, all accessible on the HVQFN33 package. The ADC supports single-ended conversion with programmable sampling time and trigger sources including timer match events and software commands - enabling precise analog sensing for applications like temperature monitoring and current measurement in the LPC1112FHN33/202.
What debug interface does the LPC1112FHN33/202 use?
The LPC1112FHN33/202 uses Serial Wire Debug (SWD), a two-pin ARM-standard interface (SWDIO and SWCLK). This replaces JTAG to reduce pin count and PCB routing complexity while retaining full debug functionality - including breakpoints, watchpoints, memory inspection, and real-time variable monitoring. SWD is implemented on dedicated pins (PIO1_3 and PIO0_10) that retain alternate functions (ADC, timer, SPI), allowing flexible board design without sacrificing debug access in the LPC1112FHN33/202.
Is the LPC1112FHN33/202 qualified for industrial temperature operation?
Yes, the LPC1112FHN33/202 is qualified for industrial temperature operation from −40 °C to +85 °C, indicated by the 'F' suffix in its ordering code. This rating is specified in Table 2 of the official NXP datasheet and applies to all LPC1112FHN33/xxx variants with 'F' temperature grade. The device incorporates POR, brownout detection with four threshold levels, and robust ESD protection - ensuring reliable startup and operation across thermal extremes encountered in lighting, alarm, and metering equipment using the LPC1112FHN33/202.
LPC1112FHN33/202,5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC1100L
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1112FHN33/202,5 FAQ
1.How can I place an order for LPC1112FHN33/202,5 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1112FHN33/202,5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1112FHN33/202,5 reliable?
The price and inventory of LPC1112FHN33/202,5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1112FHN33/202,5 is usually 5 days.
3.What payment methods are accepted for LPC1112FHN33/202,5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1112FHN33/202,5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1112FHN33/202,5?
LPC1112FHN33/202,5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1112FHN33/202,5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1112FHN33/202,5?
For technical support, including LPC1112FHN33/202,5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1112FHN33/202,5 requirements.
6.How does Aetrix verify that LPC1112FHN33/202,5 is sourced from the original manufacturer or authorized distributors?
All LPC1112FHN33/202,5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1112FHN33/202,5 meets industry standards.
7.What is the process for return or replacement of LPC1112FHN33/202,5?
All LPC1112FHN33/202,5 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1112FHN33/202,5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1112FHN33/202,5 part is unused and in its original packaging.
Return procedure for LPC1112FHN33/202,5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1112FHN33/202,5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

