My Inquiry
My Account
NXP Semiconductors LPC1113FHN33/302K
- Part No.:
- LPC1113FHN33/302K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1113FHN33/302K.pdf
- Description:
- IC MCU 32BIT 24KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1113FHN33/302K from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in HVQFN33 package, featuring 24 kB flash, 8 kB SRAM, one UART with RS-485 support, one I²C-bus interface (Fast-mode Plus), one SPI, four timers, and a 10-bit ADC with 8-channel input multiplexing - deployed in lighting control and alarm systems requiring compact, low-power embedded processing.
For engineers reviewing the LPC1113FHN33/302K datasheet, LPC1113FHN33/302K pinout, LPC1113FHN33/302K application, or LPC1113FHN33/302K equivalent, this page delivers verified package mapping, validated GPIO count (28 pins), confirmed power profile support, exact ADC channel count, and real-world timing/peripheral compatibility for rapid schematic integration and firmware porting.
Technical Context
The LPC1113FHN33/302K belongs to the LPC1100L series, incorporating power profiles in boot ROM for runtime performance/power trade-off selection via single function call. It uses the ARM Cortex-M0 core with NVIC and supports up to 50 MHz CPU operation using internal 12 MHz RC oscillator (±1 %) or external crystal (1–25 MHz).
Its peripheral set includes a programmable windowed watchdog timer, configurable open-drain GPIO mode, high-current sink drivers (20 mA) on two I²C pins, and clock output functionality with selectable source (IRC, system oscillator, CPU, or watchdog clock).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, up to 50 MHz - enables deterministic real-time response with Thumb-2 instruction set and low gate count. |
| Flash Memory | 24 kB - sufficient for bootloader + application firmware in cost-sensitive lighting and metering devices. |
| SRAM | 8 kB - supports moderate stack depth, RTOS task buffers, and sensor data buffering without external RAM. |
| GPIO Count | 28 pins - full availability on HVQFN33 package, including edge/level interrupt capability and configurable pull-up/down. |
| ADC | 10-bit, 8-channel - allows simultaneous monitoring of multiple analog sensors (e.g., ambient light, temperature, voltage rails) in white goods. |
| I²C Interface | Fast-mode Plus (1 Mbit/s) - enables high-speed communication with EEPROMs, PMICs, and digital sensors while maintaining noise immunity. |
| UART | RS-485/EIA-485 compliant with fractional baud rate generator - supports robust multi-drop industrial bus networks. |
| Package | HVQFN33 (7 × 7 × 0.85 mm) - thermally enhanced, leadless QFN for space-constrained PCB layouts with improved thermal dissipation. |
Pinout & Package
HVQFN33 package: plastic thermal enhanced very thin quad flat package, no leads, 33 terminals, body size 7 × 7 × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low reset with internal pull-up; dual-function pin usable as general-purpose I/O after reset release. |
| XTALIN / XTALOUT | Clock input/output | Supports external crystal (1–25 MHz) or ceramic resonator; optional bypass for internal RC oscillator use. |
| SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | Debug / GPIO / ADC / Timer | Multi-function pin enabling SWD debug, analog input, or 32-bit timer match output - requires careful pinmux configuration. |
| PIO0_4 / SCL | I²C clock line | Open-drain capable, supports Fast-mode Plus (1 Mbit/s); internal pull-up required for bus operation. |
| PIO0_5 / SDA | I²C data line | Open-drain capable, matches SCL timing; used with SCL for sensor and memory interfacing. |
| PIO1_6 / RXD / CT32B0_MAT0 | UART receive / timer match | Primary UART input with FIFO; also serves as 32-bit timer match output for precise pulse generation. |
| PIO1_7 / TXD / CT32B0_MAT1 | UART transmit / timer match | Drives RS-485 transceiver enable logic; supports fractional baud rate for accurate timing across wide frequency range. |
| VDD / VSS | Power supply / ground | Single 1.8–3.6 V supply; dedicated VDD/VSS pairs ensure stable core and I/O domain operation. |
Key Features
| Feature | Design Value |
|---|---|
| Power Profiles in Boot ROM | Enables runtime selection of optimized power/performance modes (Sleep, Deep-sleep, Deep power-down) via single API call - reduces firmware development effort for battery-powered devices. |
| Windowed Watchdog Timer (WWDT) | Prevents runaway code by requiring feed within defined time window - critical for safety-critical alarm and eMetering applications. |
| Configurable Open-Drain GPIO | Allows direct connection to I²C, SMBus, or wired-AND logic without external pull-ups - simplifies board design and reduces BOM count. |
| High-Current Sink on I²C Pins | 20 mA drive capability on SCL/SDA - supports longer traces and higher bus capacitance in industrial environments. |
| 10-Bit ADC with 8-Channel Multiplexer | Simultaneous sampling of up to eight analog sources (e.g., light sensors, thermistors, supply monitors) without external mux IC. |
| Serial Wire Debug (SWD) | 2-pin debug interface with full breakpoint and trace support - enables in-circuit debugging without sacrificing GPIO resources. |
Applications
| Lighting Control | Alarm Systems |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and overtemperature protection. IC Role / Device Role / Timing Role: Main controller executing PWM dimming logic, reading ADC channels for light/temperature feedback, and managing UART-based commissioning. Use Value: 24 kB flash accommodates lighting protocol stack (e.g., DALI or proprietary), while 8 kB SRAM buffers sensor history and maintains state during brownout events. | Use Scenario: Wireless door/window sensor node with tamper detection and battery monitoring. IC Role / Device Role / Timing Role: Low-power sensor hub collecting contact switch status, battery voltage, and accelerometer data before RF transmission. Use Value: Deep-sleep current < 2 µA and wake-up on GPIO interrupt enable multi-year battery life; WWDT ensures reliable fault recovery. |
| eMetering | White Goods |
Use Scenario: Single-phase electricity meter with pulse output and optical interface. IC Role / Device Role / Timing Role: Metering engine interfacing with metrology IC via SPI, generating calibrated kWh pulses, and handling optical UART communication. Use Value: RS-485 UART supports secure utility-side diagnostics; 10-bit ADC monitors auxiliary supply and reference stability. | Use Scenario: Washing machine main control unit managing motor drive, water level, and user interface. IC Role / Device Role / Timing Role: System coordinator handling UI buttons, display backlight, pump/motor sequencing, and fault logging via UART. Use Value: 28 GPIOs directly drive LEDs, relays, and optocouplers; programmable clock output synchronizes external timing-critical peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1113FBD48/302 | LQFP48 package (48 pins), 42 GPIOs, same flash/SRAM, identical peripherals. | Requires larger PCB footprint but offers more routing flexibility and additional GPIOs for complex UI or motor control. | Select when board layout permits larger package and >28 GPIOs are needed; pinout differs - not drop-in. |
| LPC1114FHN33/302 | 32 kB flash (vs. 24 kB), otherwise identical package, peripherals, and power profile support. | Suitable for applications needing larger firmware image (e.g., OTA update capability or expanded protocol stack). | Choose when firmware growth is anticipated; binary-compatible architecture enables easy migration. |
Compared with LPC1113FHN33/302K, the LQFP48 alternative trades compactness for I/O scalability, while the LPC1114FHN33/302 provides headroom for firmware expansion without changing PCB or power design - both retain identical clocking, debug, and low-power behavior.
Availability
LPC1113FHN33/302K is available at Aetrix Electronics and suitable for lighting control, alarm systems, and eMetering requiring stable component supply across production lifecycles.
Supply support for LPC1113FHN33/302K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1100L series - including LPC1113FHN33/302K - was designed for cost-sensitive, ultra-low-power embedded applications where small footprint, integrated peripherals, and robust power management are essential.
FAQ
What is the maximum operating frequency of the LPC1113FHN33/302K?
The LPC1113FHN33/302K operates at a maximum CPU frequency of 50 MHz. This is achieved using either the internal 12 MHz RC oscillator (trimmed to ±1 % accuracy) or an external crystal oscillator (1–25 MHz) with PLL multiplication. The actual achievable frequency depends on supply voltage and temperature conditions specified in the datasheet.
Does the LPC1113FHN33/302K support in-system programming (ISP)?
Yes, the LPC1113FHN33/302K supports In-System Programming (ISP) via its built-in bootloader, accessible through UART. This allows firmware updates without removing the device from the PCB. ISP is enabled by holding the ISP pin low during reset, and it supports flash programming over standard serial interfaces with no external programmer required.
How many ADC channels does the LPC1113FHN33/302K support, and what is the resolution?
The LPC1113FHN33/302K integrates a 10-bit successive approximation ADC with input multiplexing across up to 8 pins (AD0–AD7), depending on package. All 8 channels are available on the HVQFN33 package. The ADC supports single-ended conversion with programmable sample rate and hardware trigger options from timers or GPIO events.
Is the LPC1113FHN33/302K compatible with Serial Wire Debug (SWD)?
Yes, the LPC1113FHN33/302K fully supports Serial Wire Debug (SWD) using dedicated SWDIO and SWCLK pins. This 2-pin debug interface enables full JTAG-equivalent functionality - including breakpoints, watchpoints, memory inspection, and real-time variable monitoring - without consuming additional GPIOs or UART resources.
What power-saving modes are available on the LPC1113FHN33/302K?
The LPC1113FHN33/302K offers three reduced-power modes: Sleep (CPU stopped, peripherals active), Deep-sleep (CPU and most clocks halted, SRAM retained), and Deep power-down (full retention loss except for reset logic). Wake-up from Deep-sleep is supported via up to 13 GPIO pins, and the device achieves sub-2 µA current in Deep power-down mode with RTC disabled.
LPC1113FHN33/302K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC1100L
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 24KB (24K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1113FHN33/302K FAQ
1.How can I place an order for LPC1113FHN33/302K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1113FHN33/302K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1113FHN33/302K reliable?
The price and inventory of LPC1113FHN33/302K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1113FHN33/302K is usually 5 days.
3.What payment methods are accepted for LPC1113FHN33/302K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1113FHN33/302K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1113FHN33/302K?
LPC1113FHN33/302K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1113FHN33/302K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1113FHN33/302K?
For technical support, including LPC1113FHN33/302K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1113FHN33/302K requirements.
6.How does Aetrix verify that LPC1113FHN33/302K is sourced from the original manufacturer or authorized distributors?
All LPC1113FHN33/302K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1113FHN33/302K meets industry standards.
7.What is the process for return or replacement of LPC1113FHN33/302K?
All LPC1113FHN33/302K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1113FHN33/302K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1113FHN33/302K part is unused and in its original packaging.
Return procedure for LPC1113FHN33/302K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1113FHN33/302K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
