NXP Semiconductors LPC1114FHN33/203,5
- Part No.:
- LPC1114FHN33/203,5
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1114FHN33/203,5.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,766
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1114FHN33/203 from NXP Semiconductors is an ARM Cortex-M0 32-bit microcontroller in a 33-terminal HVQFN package, operating up to 50 MHz with 32 kB flash, 4 kB SRAM, and integrated peripherals including UART, I²C-Fast+, SPI, 10-bit ADC, and four timers. It targets cost-sensitive embedded control in lighting, alarm systems, and white goods.
For engineers reviewing the LPC1114FHN33/203 datasheet, LPC1114FHN33/203 pinout, LPC1114FHN33/203 application, or LPC1114FHN33/203 equivalent, this page delivers verified specifications, package layout, functional alternatives, and supply-chain support for rapid design-in and BOM validation.
Technical Context
The LPC1114FHN33/203 belongs to the LPC1100XL series, featuring a windowed watchdog timer (WWDT), configurable open-drain GPIO mode, and power profiles stored in boot ROM for optimized performance/power trade-offs. Its clock system includes a 12 MHz ±1 % internal RC oscillator, crystal input (1–25 MHz), and PLL for CPU frequency scaling.
It supports up to 28 GPIO pins with edge/level interrupt capability, high-current drive (20 mA) on select pins, and analog input multiplexing across eight channels. The device operates from a single 1.8–3.6 V supply and offers Sleep, Deep-sleep, and Deep power-down modes managed by an integrated PMU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture with NVIC and SysTick timer |
| Max Clock Frequency | 50 MHz - enables real-time control loops and deterministic interrupt latency |
| Flash Memory | 32 kB - sufficient for firmware with protocol stacks and sensor processing |
| SRAM | 4 kB - supports moderate data buffering and stack depth for multitasking |
| I/O Pins | 28 GPIO - configurable pull-up/pull-down, open-drain, and interrupt-capable |
| Analog Input | 10-bit ADC with 8-channel multiplexer - suitable for temperature, voltage, and current sensing |
| Serial Interfaces | 1 UART (RS-485 capable), 1 I²C-Fast+ (1 Mbit/s), 2 SPI - enables industrial bus connectivity |
| Power Range | 1.8 V to 3.6 V - compatible with Li-ion, coin-cell, and regulated 3.3 V supplies |
Pinout & Package
HVQFN33 package: plastic thermal-enhanced very thin quad flat no-lead package, 7 × 7 × 0.85 mm body, 33 terminals, exposed thermal pad (pin 33 = VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | PIO0_8 / MISO0 / CT16B0_MAT0 | Master In Slave Out for SPI0; match output for 16-bit timer 0 |
| 2 | PIO1_8 / CT16B1_CAP0 | Capture input for 16-bit timer 1; general-purpose I/O |
| 3 | PIO0_2 / SSEL0 / CT16B0_CAP0 | Slave Select for SPI0; capture input for 16-bit timer 0 |
| 4 | PIO0_9 / MOSI0 / CT16B0_MAT1 | Master Out Slave In for SPI0; match output for 16-bit timer 0 |
| 5 | VDD | Main power supply (1.8–3.6 V) |
| 6 | SWCLK / PIO0_10 / SCK0 / CT16B0_MAT2 | SWD clock input; SPI0 clock; match output for 16-bit timer 0 |
| 7 | XTALOUT | Crystal oscillator output - requires external crystal between XTALIN/XTALOUT |
| 8 | PIO1_10 / AD6 / CT16B1_MAT1 | Analog input channel 6; match output for 16-bit timer 1 |
| 9 | XTALIN | Crystal oscillator input - supports 1–25 MHz crystals |
| 10 | R / PIO0_11 / AD0 / CT32B0_MAT3 | Reset input (active-low); ADC channel 0; match output for 32-bit timer 0 |
| 11 | PIO0_1 / CLKOUT / CT32B0_MAT2 | Programmable clock output; match output for 32-bit timer 0 |
| 12 | R / PIO1_0 / AD1 / CT32B1_CAP0 | ADC channel 1; capture input for 32-bit timer 1 |
| 13 | RESET / PIO0_0 | Active-low reset input with internal pull-up |
| 14 | R / PIO1_1 / AD2 / CT32B1_MAT0 | ADC channel 2; match output for 32-bit timer 1 |
| 15 | PIO2_0 / DTR | Data Terminal Ready signal; general-purpose I/O |
| 16 | R / PIO1_2 / AD3 / CT32B1_MAT1 | ADC channel 3; match output for 32-bit timer 1 |
| 17 | PIO0_3 | General-purpose I/O with interrupt capability |
| 18 | PIO0_4 / SCL | I²C serial clock line - supports Fast-mode Plus (1 Mbit/s) |
| 19 | PIO0_5 / SDA | I²C serial data line - supports Fast-mode Plus (1 Mbit/s) |
| 20 | PIO1_9 / CT16B1_MAT0 | Match output for 16-bit timer 1; general-purpose I/O |
| 21 | PIO3_4 | General-purpose I/O with wake-up capability |
| 22 | PIO3_5 | General-purpose I/O with wake-up capability |
| 23 | PIO0_6 / SCK0 | SPI0 clock - shared with SWDIO in debug mode |
| 24 | PIO0_7 / CTS | UART clear-to-send input - enables hardware flow control |
| 25 | PIO1_7 / TXD / CT32B0_MAT1 | UART transmit; match output for 32-bit timer 0 |
| 26 | PIO1_6 / RXD / CT32B0_MAT0 | UART receive; match output for 32-bit timer 0 |
| 27 | PIO1_5 / RTS / CT32B0_CAP0 | UART request-to-send; capture input for 32-bit timer 0 |
| 28 | VDD | Main power supply (1.8–3.6 V) |
| 29 | PIO3_2 | General-purpose I/O with wake-up capability |
| 30 | PIO1_11 / AD7 | ADC channel 7 - extends analog monitoring to 8 inputs |
| 31 | PIO1_4 / AD5 / CT32B1_MAT3 / WAKEUP | ADC channel 5; match output for 32-bit timer 1; wake-up source from Deep-sleep |
| 32 | SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | SWD bidirectional data; ADC channel 4; match output for 32-bit timer 1 |
| 33 | VSS | Ground reference - also serves as thermal pad for heat dissipation |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer (WWDT) | Prevents runaway code with time-windowed refresh - critical for safety-critical alarm and metering applications |
| Configurable Open-Drain GPIO | Enables wired-AND logic and I²C bus compatibility without external pull-ups |
| Power Profiles in Boot ROM | One function call selects pre-tuned power/performance modes - reduces firmware development effort |
| 12 MHz ±1 % Internal RC Oscillator | Eliminates external crystal for cost-sensitive designs while maintaining timing accuracy for UART baud rates |
| High-Current I/O Drivers | 20 mA sink on I²C pins and 20 mA source on one GPIO - drives LEDs or small relays directly |
| Wake-Up from Deep-Sleep | 13 GPIO pins can trigger wake-up - enables ultra-low-power sensor polling at sub-mA average current |
Applications
| Smart Lighting Control | Industrial Alarm Panel |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and wireless command reception. IC Role / Device Role / Timing Role: Main controller executing PWM dimming, ADC-based lux measurement, and UART-based command parsing. Use Value: 32 kB flash stores lighting profiles and communication stack; 28 GPIO support multiple LED strings and sensor interfaces. | Use Scenario: Battery-backed intrusion detection panel with door/window sensors and siren output. IC Role / Device Role / Timing Role: Low-power system supervisor managing sensor polling, tamper detection, and audible alert generation. Use Value: Deep-sleep mode draws <10 µA; WWDT ensures reliable fault recovery; UART supports RS-485 for panel daisy-chaining. |
| White Goods UI Module | Energy Metering Subsystem |
Use Scenario: Keypad and display interface for washing machine control board with status feedback. IC Role / Device Role / Timing Role: Dedicated UI processor handling button scan, LED indicators, and SPI-driven segment LCD. Use Value: 4 kB SRAM buffers display data; open-drain GPIO simplifies keypad matrix wiring; I²C connects to main MCU. | Use Scenario: Voltage/current sampling and pulse counting for residential electricity meter. IC Role / Device Role / Timing Role: ADC acquisition engine with precise timing via 32-bit timers for energy integration. Use Value: 10-bit ADC with 8-channel mux samples multiple phases; 50 MHz CPU enables real-time RMS calculation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FBD48/303 | LQFP48 package (48 pins), 42 GPIO, same flash/SRAM, identical LPC1100XL feature set | Requires PCB redesign for larger footprint and additional I/O routing | Select when higher pin count and full 42 GPIO are needed for complex peripheral expansion |
| LPC1113FHN33/203 | 24 kB flash, same 4 kB SRAM, identical HVQFN33 package and peripheral set | Reduced firmware capacity limits protocol stack depth and feature set | Select when application firmware fits within 24 kB and cost optimization is prioritized over future scalability |
Compared with LPC1114FHN33/203, the LQFP48 alternative provides more I/O and routing flexibility but increases board area, while the LPC1113FHN33/203 reduces flash capacity without altering power or peripheral behavior - enabling cost-tiered product variants.
Availability
LPC1114FHN33/203 is available at Aetrix Electronics and suitable for smart lighting control, industrial alarm panels, and white goods UI modules requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for LPC1114FHN33/203 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC1100XL series was designed for cost-sensitive, low-power embedded control in appliances, lighting, and metering - emphasizing ease of use, integrated power management, and robust industrial interface support.
FAQ
What is the maximum operating frequency of the LPC1114FHN33/203?
The LPC1114FHN33/203 operates at a maximum CPU frequency of 50 MHz, achieved using either the internal 12 MHz RC oscillator with PLL multiplication or an external crystal up to 25 MHz. This frequency enables deterministic real-time response for control loops and communication protocols without requiring high-frequency external clocks.
Does the LPC1114FHN33/203 support in-system programming (ISP)?
Yes, the LPC1114FHN33/203 supports In-System Programming (ISP) via its built-in bootloader, allowing firmware updates over UART without external programming hardware. This capability is enabled by the on-chip ROM-based ISP routine and requires only a standard UART connection and appropriate host software.
What is the ADC resolution and channel count on the LPC1114FHN33/203?
The LPC1114FHN33/203 integrates a 10-bit successive-approximation ADC with multiplexing across eight input channels (AD0–AD7). All eight channels are accessible in the HVQFN33 package, supporting simultaneous monitoring of multiple analog signals such as temperature, voltage, and current in compact embedded systems.
Is the LPC1114FHN33/203 pin-compatible with other LPC111x HVQFN33 variants?
Yes, the LPC1114FHN33/203 shares identical pinout and electrical characteristics with all other LPC111x devices in the HVQFN33 package (e.g., LPC1111FHN33/203, LPC1112FHN33/203), differing only in flash size, SRAM, and feature enablement (e.g., WWDT presence). This allows direct substitution within the same package family for design reuse.
What debug interface does the LPC1114FHN33/203 support?
The LPC1114FHN33/203 supports Serial Wire Debug (SWD) using two dedicated pins: SWCLK (pin 6) and SWDIO (pin 32). This 2-pin interface enables full debugging, flash programming, and real-time tracing through standard ARM-compliant tools such as LPC-Link2 and J-Link, without requiring JTAG header space.
LPC1114FHN33/203,5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC1100XL
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1114FHN33/203,5 FAQ
1.How can I place an order for LPC1114FHN33/203,5 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1114FHN33/203,5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1114FHN33/203,5 reliable?
The price and inventory of LPC1114FHN33/203,5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1114FHN33/203,5 is usually 5 days.
3.What payment methods are accepted for LPC1114FHN33/203,5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1114FHN33/203,5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1114FHN33/203,5?
LPC1114FHN33/203,5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1114FHN33/203,5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1114FHN33/203,5?
For technical support, including LPC1114FHN33/203,5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1114FHN33/203,5 requirements.
6.How does Aetrix verify that LPC1114FHN33/203,5 is sourced from the original manufacturer or authorized distributors?
All LPC1114FHN33/203,5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1114FHN33/203,5 meets industry standards.
7.What is the process for return or replacement of LPC1114FHN33/203,5?
All LPC1114FHN33/203,5 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1114FHN33/203,5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1114FHN33/203,5 part is unused and in its original packaging.
Return procedure for LPC1114FHN33/203,5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1114FHN33/203,5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

