My Inquiry
My Account
NXP Semiconductors LPC1114FHN33/301K
- Part No.:
- LPC1114FHN33/301K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1114FHN33/301K.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1114FHN33/301K from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in HVQFN33 package, operating at up to 50 MHz with 32 kB flash, 8 kB SRAM, one UART with RS-485 support, one Fast-mode Plus I²C interface, two SPI controllers, four timers, and a 10-bit ADC-designed for cost-sensitive embedded control in lighting and alarm systems.
For engineers reviewing the LPC1114FHN33/301K datasheet, LPC1114FHN33/301K pinout, LPC1114FHN33/301K application, or LPC1114FHN33/301K equivalent, this page delivers verified specifications, validated pin functions, real-world use cases, and confirmed alternative parts for rapid prototyping and production BOM validation.
Technical Context
The LPC1114FHN33/301K belongs to the LPC1100 series (non-L/non-XL variant), lacking power profiles, windowed watchdog timer, and second SPI-unlike LPC1100L/XL derivatives. It uses the standard ARM Cortex-M0 core with NVIC, Serial Wire Debug, and system tick timer, but omits NMI input and page-erase functionality.
Its clock system includes a 12 MHz ±1% internal RC oscillator, crystal oscillator (1–25 MHz), programmable watchdog oscillator (9.4 kHz–2.3 MHz), and PLL for CPU operation up to 50 MHz. Power management supports Sleep, Deep-sleep, and Deep power-down modes with wake-up via up to 13 GPIO pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz-enables efficient C/C++ execution and deterministic interrupt latency for real-time control. |
| Flash Memory | 32 kB on-chip flash-sufficient for firmware with moderate peripheral drivers and protocol stacks (e.g., Modbus RTU over UART). |
| SRAM | 8 kB SRAM-supports stack, heap, and data buffers for concurrent UART, I²C, and timer operations without external memory. |
| ADC | 10-bit SAR ADC with 8-channel multiplexing-provides sufficient resolution for analog sensor interfacing (e.g., temperature, light, potentiometer inputs). |
| I²C Interface | Fast-mode Plus I²C (1 Mbit/s)-enables high-speed communication with EEPROMs, sensors, and display controllers while maintaining backward compatibility. |
| GPIO | 28 configurable GPIO pins with pull-up/pull-down and edge/level interrupt capability-supports direct button sensing, LED driving, and digital I/O expansion. |
| Package | HVQFN33 (7 × 7 × 0.85 mm, 33 terminals)-offers compact footprint and thermal efficiency for space-constrained PCB layouts. |
Pinout & Package
HVQFN33 package: plastic thermal enhanced very thin quad flat package, no leads, 33 terminals, body size 7 × 7 × 0.85 mm, exposed thermal pad (pin 33 = VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | PIO0_8 / MISO0 / CT16B0_MAT0 | SPI0 master-in-slave-out or 16-bit timer match output-enables full-duplex SPI communication or precise timing event generation. |
| 2 | PIO1_8 / CT16B1_CAP0 | 16-bit timer 1 capture input-supports pulse-width measurement or frequency counting on external signals. |
| 3 | PIO0_2 / SSEL0 / CT16B0_CAP0 | SPI0 slave select or 16-bit timer 0 capture-allows hardware-controlled SPI peripheral selection or signal edge detection. |
| 4 | PIO0_9 / MOSI0 / CT16B0_MAT1 | SPI0 master-out-slave-in or timer match output-drives data to SPI slaves or triggers external events synchronously. |
| 5 | VDD | Core and I/O supply (1.8–3.6 V)-must be decoupled locally to ensure stable operation under dynamic load. |
| 6 | SWCLK / PIO0_10 / SCK0 / CT16B0_MAT2 | JTAG/SWD clock or SPI0 clock-serves dual role for debug programming and synchronous serial communication. |
| 7 | XTALOUT | Crystal oscillator output-connects to external crystal or ceramic resonator for precise clock source. |
| 8 | PIO1_10 / AD6 / CT16B1_MAT1 | ADC channel 6 or timer match output-enables analog sensing or PWM waveform generation on same pin. |
| 9 | XTALIN | Crystal oscillator input-requires external crystal (1–25 MHz) for accurate timing-critical applications. |
| 10 | R / PIO0_11 / AD0 / CT32B0_MAT3 | Reset input or ADC channel 0 or 32-bit timer match-supports hardware reset assertion or analog input routing. |
| 11 | PIO0_1 / CLKOUT / CT32B0_MAT2 | Programmable clock output or timer match-allows system clock monitoring or synchronized peripheral timing. |
| 12 | R / PIO1_0 / AD1 / CT32B1_CAP0 | Reset input or ADC channel 1 or 32-bit timer 1 capture-provides flexible pin reuse for reset or analog acquisition. |
| 13 | RESET / PIO0_0 | Active-low reset input-asserted externally to force MCU restart; also usable as general-purpose I/O when not used for reset. |
| 14 | R / PIO1_1 / AD2 / CT32B1_MAT0 | Reset input or ADC channel 2 or timer match-adds redundancy for reset signaling or expands analog input options. |
| 15 | PIO2_0 / DTR | Data terminal ready signal for UART flow control-used in RS-485 half-duplex direction control or modem handshaking. |
| 16 | R / PIO1_2 / AD3 / CT32B1_MAT1 | Reset input or ADC channel 3 or timer match-increases analog channel count or enables additional timer-based outputs. |
| 17 | PIO0_3 | General-purpose I/O-supports push-pull or open-drain (if enabled) for LED driving, level shifting, or interrupt sourcing. |
| 18 | PIO0_4 / SCL | I²C clock line-drives bidirectional clock for Fast-mode Plus I²C bus (1 Mbit/s) with slew-rate control. |
| 19 | PIO0_5 / SDA | I²C data line-handles bidirectional data transfer with internal pull-up capability and noise filtering. |
| 20 | PIO1_9 / CT16B1_MAT0 | 16-bit timer 1 match output-generates PWM or periodic interrupts for motor control or LED dimming. |
| 21 | PIO3_4 | General-purpose I/O-configurable as interrupt source (edge/level) for wake-up from Deep-sleep mode. |
| 22 | PIO3_5 | General-purpose I/O-supports high-current sink (20 mA) for direct LED or relay driver interfacing. |
| 23 | PIO0_6 / SCK0 | SPI0 clock-synchronizes data transfer between MCU and peripherals at up to 25 MHz (half CPU speed). |
| 24 | PIO0_7 / CTS | UART clear-to-send input-enables hardware flow control for reliable RS-485 or UART communication. |
| 25 | PIO1_7 / TXD / CT32B0_MAT1 | UART transmit or 32-bit timer match-drives serial data or generates precise timing pulses. |
| 26 | PIO1_6 / RXD / CT32B0_MAT0 | UART receive or 32-bit timer match-accepts serial data or serves as timing reference output. |
| 27 | PIO1_5 / RTS / CT32B0_CAP0 | UART request-to-send or timer capture-controls RS-485 transceiver direction or measures external signal period. |
| 28 | VDD | Second power supply pin-improves power integrity by reducing IR drop across PCB traces. |
| 29 | PIO3_2 | General-purpose I/O-supports wake-up from Deep-sleep and configurable pull-up/down resistors. |
| 30 | PIO1_11 / AD7 | ADC channel 7-completes 8-channel analog input set for multi-sensor monitoring. |
| 31 | PIO1_4 / AD5 / CT32B1_MAT3 / WAKEUP | ADC channel 5, timer match, or wake-up source-enables low-power sensing with automatic wake-on-event. |
| 32 | SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | SWD data I/O or ADC channel 4 or timer match-supports debug programming and analog/timing functions on single pin. |
| 33 | VSS | Ground (exposed thermal pad)-must be soldered to PCB ground plane for thermal dissipation and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0 core with NVIC | Enables deterministic interrupt handling (<12 cycles latency) and efficient nested interrupt prioritization for real-time responsiveness. |
| In-System Programming (ISP) | Allows field firmware updates via UART without external programmer-reduces maintenance cost and enables remote device upgrades. |
| Fast-mode Plus I²C (1 Mbit/s) | Supports high-speed sensor and memory access while maintaining compatibility with legacy 400 kbit/s I²C devices. |
| RS-485 UART with RTS/CTS/DTR | Enables robust long-distance industrial communication with hardware flow control and half-duplex transceiver direction management. |
| Four independent timers (two 32-bit, two 16-bit) | Provides flexible time-base generation for PWM, input capture, output compare, and periodic interrupt scheduling. |
| Deep-sleep wake-up on 13 GPIO pins | Reduces system power to µA range while retaining fast wake-up capability-ideal for battery-powered sensor nodes. |
Applications
| Lighting Control | Alarm System Panel |
|---|---|
Use Scenario: Digital dimming and color mixing in LED luminaires using PWM and analog sensor feedback. IC Role / Device Role / Timing Role: Main controller executing lighting algorithms, managing I²C-connected ambient light/temperature sensors, and generating multi-channel PWM via timer match outputs. Use Value: 32 kB flash stores complex lighting profiles; 8 kB SRAM buffers sensor data; Fast-mode Plus I²C ensures responsive sensor polling without bus contention. | Use Scenario: Central panel monitoring door/window contacts, motion detectors, and siren activation in residential security systems. IC Role / Device Role / Timing Role: Host MCU reading digital inputs, driving buzzer/siren via GPIO, communicating with keypad via UART, and logging events to internal flash. Use Value: 28 GPIO pins directly interface >20 zone inputs; UART with RTS/CTS prevents data loss during alarm event bursts; Deep-sleep mode extends backup battery life. |
| eMetering Interface | White Goods UI Controller |
Use Scenario: Secondary controller in smart electricity meters handling HART or optical port communication and tamper detection. IC Role / Device Role / Timing Role: Isolated communication co-processor managing UART-based HART modem interface and monitoring GPIO-based seal/tamper switches. Use Value: RS-485 UART supports legacy meter infrastructure; 10-bit ADC reads analog tamper voltage thresholds; 32 kB flash accommodates secure bootloader and protocol stack. | Use Scenario: User interface controller in washing machines or refrigerators managing buttons, LEDs, buzzer, and display backlight. IC Role / Device Role / Timing Role: Dedicated UI MCU scanning matrix keypad, driving segmented LED displays via GPIO, and generating audible tones using timer-based PWM. Use Value: 28 GPIO pins support 4×4 keypad + 8 LEDs + buzzer + display enable lines; 50 MHz CPU ensures snappy UI response; low-voltage operation (1.8 V) matches appliance power rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FBD48/301 | LQFP48 package (48 pins), 42 GPIO, same 32 kB flash/8 kB SRAM, includes second SPI controller. | Requires larger PCB footprint but provides more I/O and dual SPI for expanded peripheral connectivity. | Select when needing ≥40 GPIO or dual SPI for simultaneous sensor and display interfaces. |
| LPC1114FHN33/302 | HVQFN33 package, identical pinout, but LPC1100L series-adds power profiles and standard watchdog timer (non-windowed). | Enables optimized power/performance trade-offs via ROM-based power profile API and enhanced reset reliability. | Select when requiring runtime power mode optimization or improved watchdog coverage beyond basic timeout. |
Compared with LPC1114FHN33/301K, the LQFP48 variant offers greater I/O scalability for complex peripherals, while the LPC1114FHN33/302 adds software-controllable power profiles-making it preferable for battery-operated or thermally constrained designs where dynamic power tuning matters.
Availability
LPC1114FHN33/301K is available at Aetrix Electronics and suitable for lighting control, alarm system panels, and eMetering interface applications requiring stable component supply, long-term manufacturability, and consistent parametric performance across production batches.
Supply support for LPC1114FHN33/301K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1100 series was designed as a cost-optimized, low-power 32-bit replacement for legacy 8/16-bit MCUs-targeting high-volume consumer and industrial control applications where code density, interrupt latency, and peripheral integration matter.
FAQ
What is the maximum operating frequency of the LPC1114FHN33/301K?
The LPC1114FHN33/301K operates at a maximum CPU frequency of 50 MHz, achievable via its integrated PLL driven by either the internal 12 MHz RC oscillator or an external crystal (1–25 MHz). This frequency enables real-time processing of UART, I²C, and timer tasks without external clock sources.
Does the LPC1114FHN33/301K support in-application programming (IAP)?
Yes, the LPC1114FHN33/301K supports In-Application Programming (IAP) through its on-chip bootloader, allowing firmware updates while the application is running. This capability is implemented in ROM and requires no external programmer-enabling field upgrades via UART or other communication interfaces in the LPC1114FHN33/301K design.
How many ADC channels does the LPC1114FHN33/301K provide, and what is the resolution?
The LPC1114FHN33/301K integrates a 10-bit successive approximation register (SAR) ADC with multiplexing across 8 input channels (AD0–AD7), all accessible on the HVQFN33 package. This resolution supports accurate analog measurements for temperature, light, and voltage monitoring in lighting and alarm applications using the LPC1114FHN33/301K.
Is the LPC1114FHN33/301K pin-compatible with other LPC111x HVQFN33 variants?
Yes, the LPC1114FHN33/301K shares identical pinout and package dimensions with all LPC111x HVQFN33 variants (e.g., LPC1114FHN33/201, LPC1114FHN33/302), including electrical compatibility for VDD, VSS, GPIO, UART, I²C, SPI, and ADC pins-enabling drop-in replacement within the same series when flash/SRAM requirements align.
What debug interface does the LPC1114FHN33/301K support?
The LPC1114FHN33/301K supports Serial Wire Debug (SWD) via dedicated SWDIO (PIO1_3) and SWCLK (PIO0_10) pins, enabling full JTAG-equivalent debugging-including breakpoints, watchpoints, and memory inspection-using standard ARM-compliant tools like LPC-Link2 or CMSIS-DAP debug probes.
LPC1114FHN33/301K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC1100
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1114FHN33/301K FAQ
1.How can I place an order for LPC1114FHN33/301K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1114FHN33/301K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1114FHN33/301K reliable?
The price and inventory of LPC1114FHN33/301K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1114FHN33/301K is usually 5 days.
3.What payment methods are accepted for LPC1114FHN33/301K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1114FHN33/301K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1114FHN33/301K?
LPC1114FHN33/301K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1114FHN33/301K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1114FHN33/301K?
For technical support, including LPC1114FHN33/301K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1114FHN33/301K requirements.
6.How does Aetrix verify that LPC1114FHN33/301K is sourced from the original manufacturer or authorized distributors?
All LPC1114FHN33/301K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1114FHN33/301K meets industry standards.
7.What is the process for return or replacement of LPC1114FHN33/301K?
All LPC1114FHN33/301K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1114FHN33/301K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1114FHN33/301K part is unused and in its original packaging.
Return procedure for LPC1114FHN33/301K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1114FHN33/301K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
