My Inquiry
My Account
NXP Semiconductors LPC1114FHN33/303,5
- Part No.:
- LPC1114FHN33/303,5
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1114FHN33/303,5.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1114FHN33/303 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in HVQFN33 package, delivering up to 50 MHz CPU operation, 32 kB flash, 8 kB SRAM, and integrated peripherals including UART with RS-485 support, Fast-mode Plus I²C, two SPI interfaces, four timers, and a 10-bit ADC-designed for cost-sensitive industrial control and smart sensor nodes.
For engineers reviewing the LPC1114FHN33/303 datasheet, LPC1114FHN33/303 pinout, LPC1114FHN33/303 application, or LPC1114FHN33/303 equivalent, this page provides verified specifications, validated pin functions, confirmed power profile support, windowed watchdog capability, and real-world use cases aligned with LPC1100XL series documentation (Rev. 9.2, March 2014).
Technical Context
The LPC1114FHN33/303 belongs to the LPC1100XL series, featuring a programmable windowed watchdog timer (WWDT), power profiles stored in boot ROM for runtime performance/power trade-off selection, and configurable open-drain GPIO mode. It supports fractional baud rate generation in UART and Fast-mode Plus I²C at 1 Mbit/s.
Its clock system integrates a 12 MHz ±1 % internal RC oscillator, crystal oscillator (1–25 MHz), PLL for full-speed CPU operation, and programmable watchdog oscillator (9.4 kHz–2.3 MHz). The device operates across 1.8 V–3.6 V and supports Sleep, Deep-sleep, and Deep power-down modes with wake-up via up to 13 functional pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, up to 50 MHz - enables deterministic real-time response with Thumb-2 instruction set and NVIC for low-latency interrupt handling. |
| Flash Memory | 32 kB - sufficient for firmware with protocol stacks (e.g., Modbus RTU over UART) and field-upgradable applications. |
| SRAM | 8 kB - supports dual-buffered UART DMA, ADC data logging, and small RTOS footprint (e.g., FreeRTOS kernel + 2–3 tasks). |
| I/O Pins | 28 GPIO - includes configurable pull-up/pull-down, edge/level interrupts, and open-drain mode for I²C bus sharing or wired-AND logic. |
| Analog Input | 10-bit ADC with 8-channel multiplexing - allows simultaneous monitoring of temperature, voltage, and current sensors in compact designs. |
| Serial Interfaces | 1 UART (RS-485), 1 Fast-mode Plus I²C (1 Mbit/s), 2 SPI - enables master/slave communication with displays, EEPROMs, and isolated transceivers without external level shifters. |
| Power Management | Windowed WDT + Power Profiles - ensures safe recovery from software hangs while allowing dynamic adjustment of active/idle power states via single API call. |
Pinout & Package
HVQFN33 package: plastic thermal-enhanced very thin quad flat no-lead package, 7 mm × 7 mm × 0.85 mm body, 33 terminals, exposed thermal pad (pin 33 = VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | PIO0_8 / MISO0 / CT16B0_MAT0 | SPI0 master-in-slave-out or 16-bit timer match output - supports daisy-chained sensor readout or precise timing event generation. |
| 2 | PIO1_8 / CT16B1_CAP0 | 16-bit timer capture input - enables pulse-width measurement for motor encoder or PWM feedback signals. |
| 3 | PIO0_2 / SSEL0 / CT16B0_CAP0 | SPI0 slave select or timer capture - allows hardware-controlled peripheral enable or edge-triggered timestamping. |
| 4 | PIO0_9 / MOSI0 / CT16B0_MAT1 | SPI0 master-out-slave-in or timer match output - drives external DAC or triggers synchronous peripheral actions. |
| 5 | VDD | Core and I/O supply - requires local 100 nF + 10 µF decoupling; shared rail for analog/digital domains. |
| 6 | SWCLK / PIO0_10 / SCK0 / CT16B0_MAT2 | JTAG/SWD clock or SPI0 clock - enables debug access and synchronous serial communication on same pin. |
| 7 | XTALOUT | Crystal oscillator output - connects to external crystal (1–25 MHz) for high-accuracy timing in communication or sampling. |
| 8 | PIO1_10 / AD6 / CT16B1_MAT1 | ADC channel 6 or timer match output - supports analog sensing or PWM-driven LED dimming with hardware synchronization. |
| 9 | XTALIN | Crystal oscillator input - forms Pierce oscillator with external crystal and load capacitors (12–22 pF typical). |
| 10 | R / PIO0_11 / AD0 / CT32B0_MAT3 | Reset input or ADC channel 0 or 32-bit timer match - enables hardware reset assertion or analog input with precise timing trigger. |
| 11 | PIO0_1 / CLKOUT / CT32B0_MAT2 | Programmable clock output or timer match - provides traceable system clock to external logic or synchronizes auxiliary ICs. |
| 12 | R / PIO1_0 / AD1 / CT32B1_CAP0 | Reset input or ADC channel 1 or 32-bit timer capture - supports dual-function reset/analog path or time-stamped sensor events. |
| 13 | RESET / PIO0_0 | Active-low reset input - asserts internal reset on falling edge; also serves as general-purpose I/O when not used for reset. |
| 14 | R / PIO1_1 / AD2 / CT32B1_MAT0 | Reset input or ADC channel 2 or timer match - enables redundant reset sources or multi-channel analog acquisition with synchronized triggers. |
| 15 | PIO2_0 / DTR / SSEL1 | Data terminal ready or SPI1 slave select - controls modem handshaking or selects secondary SPI peripheral (e.g., display driver). |
| 16 | R / PIO1_2 / AD3 / CT32B1_MAT1 | Reset input or ADC channel 3 or timer match - expands analog input count while maintaining precise timing correlation. |
| 17 | PIO0_3 | General-purpose I/O - supports GPIO interrupt, digital input filtering, or bit-banged protocols (e.g., 1-Wire). |
| 18 | PIO0_4 / SCL | I²C clock line - supports Fast-mode Plus (1 Mbit/s) for high-speed sensor communication with noise-immune slew-rate control. |
| 19 | PIO0_5 / SDA | I²C data line - bidirectional open-drain interface compatible with standard and Fast-mode Plus I²C devices. |
| 20 | PIO1_9 / CT16B1_MAT0 | 16-bit timer match output - generates precise PWM signals for fan control or LED drivers without CPU overhead. |
| 21 | PIO3_4 | General-purpose I/O - supports wake-up from Deep-sleep mode and configurable open-drain for I²C bus extension. |
| 22 | PIO3_5 | General-purpose I/O - usable as wake-up source or UART RTS/CTS control in half-duplex RS-485 configurations. |
| 23 | PIO0_6 / SCK0 | SPI0 clock - drives synchronous data transfer at up to 25 MHz (half CPU speed) for fast peripheral interfacing. |
| 24 | PIO0_7 / CTS | UART clear-to-send input - enables hardware flow control for reliable RS-485 data transmission in noisy environments. |
| 25 | PIO1_7 / TXD / CT32B0_MAT1 | UART transmit or timer match - drives RS-485 transceiver DE pin or generates timed serial pulses. |
| 26 | PIO1_6 / RXD / CT32B0_MAT0 | UART receive or timer match - accepts RS-485 differential input via transceiver or captures timing events. |
| 27 | PIO1_5 / RTS / CT32B0_CAP0 | UART request-to-send or timer capture - controls RS-485 direction or timestamps external signal edges. |
| 28 | VDD | Core and I/O supply - second VDD pin improves power integrity; must be decoupled identically to pin 5. |
| 29 | PIO3_2 | General-purpose I/O - supports wake-up, GPIO interrupt, or open-drain configuration for I²C bus arbitration. |
| 30 | PIO1_11 / AD7 | ADC channel 7 - completes 8-channel analog input set for multi-sensor systems (e.g., temperature, humidity, pressure). |
| 31 | PIO1_4 / AD5 / CT32B1_MAT3 / WAKEUP | ADC channel 5, timer match, or wake-up source - enables low-power sensor polling with automatic wake-on-event. |
| 32 | SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | SWD data I/O or ADC channel 4 or timer match - provides debug access and analog/timing functionality on single pin. |
| 33 | VSS | Ground - exposed thermal pad; must be soldered to PCB ground plane for thermal dissipation and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer (WWDT) | Prevents runaway code execution with time-windowed refresh requirement - critical for fail-safe industrial controllers where premature or delayed resets are hazardous. |
| Boot-ROM Power Profiles | Runtime-selectable performance/power modes (e.g., "Low Power" vs "High Speed") via single function call - eliminates manual register configuration and reduces firmware development time. |
| Configurable Open-Drain GPIO | Enables direct connection to I²C buses and wired-AND logic without external pull-ups - simplifies board layout and reduces BOM count in multi-master sensor networks. |
| Fractional Baud Rate Generator | Supports exact standard UART rates (e.g., 115200 bps) from any system clock - ensures interoperability with legacy modems and industrial PLCs without clock trimming. |
| Hardware CRC Engine | Offloads CRC-32 computation from CPU during firmware updates or data logging - improves update reliability and reduces latency in safety-critical OTA operations. |
| Deep Power-Down Mode | Consumes <1 μA with RTC running and 8-pin wake-up capability - extends battery life in wireless sensor nodes deployed for >5 years on coin-cell batteries. |
Applications
| Smart Lighting Control | Industrial Sensor Node |
|---|---|
Use Scenario: Standalone LED driver with ambient light sensing, thermal monitoring, and DALI/DMX compatibility. IC Role / Device Role / Timing Role: Main controller executing lighting algorithms, managing I²C-connected light sensors and temperature ADCs, and generating PWM via timer match outputs. Use Value: 32 kB flash stores lighting profiles and calibration data; windowed WDT ensures safe fallback to default brightness if firmware hangs. | Use Scenario: Battery-powered vibration/temperature node transmitting data via RS-485 to gateway under harsh factory conditions. IC Role / Device Role / Timing Role: Data acquisition engine sampling 8-channel ADC at 1 kHz, buffering results, and driving RS-485 transceiver with precise timing via UART and RTS/CTS. Use Value: Deep power-down mode with wake-up on accelerometer interrupt extends 10-year battery life; open-drain GPIO isolates I²C sensors from ESD events. |
| Home Security Panel | White Goods Motor Controller |
Use Scenario: Entry-level alarm panel monitoring door/window contacts, PIR motion sensors, and siren output with tamper detection. IC Role / Device Role / Timing Role: System supervisor managing GPIO interrupts from security inputs, driving buzzer via PWM, and communicating with keypad via UART. Use Value: 28 GPIO support 16 zone inputs + 4 outputs + debug interface; WWDT prevents silent failure during extended standby periods. | Use Scenario: Compact washing machine mainboard controlling BLDC motor, water valves, and temperature/pressure sensors. IC Role / Device Role / Timing Role: Real-time motor commutation controller using CT16B1 timers for precise phase timing, while ADC monitors motor current and thermistors. Use Value: 50 MHz Cortex-M0 executes FOC algorithms within 50 μs loop time; power profiles optimize efficiency during spin vs wash cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit ARM Cortex-M0 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FBD48/303 | LQFP48 package (48 pins), 42 GPIO, identical flash/SRAM/peripherals - adds 14 more I/O and full ADC channel count (8 channels). | Required when >28 GPIO or full 42-pin routing is needed (e.g., multi-interface HMI with touch, display, and serial ports). | Select for designs needing maximum I/O flexibility and easier prototyping; avoid if space-constrained or cost-sensitive. |
| LPC1343FHN33/101 | ARM Cortex-M3 core, 72 MHz, 32 kB flash, 8 kB SRAM, USB Device, no WWDT - higher performance but larger code size and no windowed watchdog. | Suitable for USB-connected devices (e.g., HID peripherals) where Cortex-M3 features justify added complexity and cost. | Choose only when USB host/device capability is mandatory; otherwise, LPC1114FHN33/303 offers better cost/power balance for non-USB use cases. |
Compared with LPC1114FBD48/303, the LPC1114FHN33/303 saves 25% board area and reduces layer count in compact designs; versus LPC1343FHN33/101, it delivers certified fail-safe behavior via WWDT and lower static power-critical for battery or thermally constrained deployments.
Availability
LPC1114FHN33/303 is available at Aetrix Electronics and suitable for smart lighting control, industrial sensor nodes, home security panels, and white goods motor controllers requiring stable component supply and long-term industrial availability.
Supply support for LPC1114FHN33/303 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1100XL series-including LPC1114FHN33/303-is engineered for cost-optimized, low-power 32-bit control in resource-constrained embedded systems, emphasizing robustness, ease of certification, and seamless migration from 8/16-bit platforms.
FAQ
What is the operating temperature range for the LPC1114FHN33/303?
The LPC1114FHN33/303 is rated for industrial temperature operation from −40 °C to +85 °C ('F' grade), as specified in Table 2 of the official NXP datasheet Rev. 9.2. This range supports deployment in factory automation, outdoor lighting, and appliance control environments without derating.
Does the LPC1114FHN33/303 support in-system programming (ISP)?
Yes, the LPC1114FHN33/303 supports In-System Programming (ISP) via its built-in bootloader, enabling firmware updates over UART without external programming hardware. This capability is confirmed for all LPC1100XL series parts, including LPC1114FHN33/303, and requires only a standard RS-232/USB-to-UART adapter.
How many ADC channels are accessible on the LPC1114FHN33/303?
The LPC1114FHN33/303 provides 8 ADC input channels (AD0–AD7), all routed to dedicated pins in the HVQFN33 package as shown in Figures 6 and 7 of the datasheet. This full 8-channel capability is enabled by the LPC1100XL series designation and matches the '303' suffix indicating XL-series feature set.
Is the windowed watchdog timer (WWDT) available on the LPC1114FHN33/303?
Yes, the LPC1114FHN33/303 includes a programmable windowed watchdog timer (WWDT), a defining feature of the LPC1100XL series. This is explicitly stated in Section 2 ("Features and benefits") and Table 2, where the '303' suffix corresponds to the XL series with WWDT and power profiles enabled.
What debug interface does the LPC1114FHN33/303 support?
The LPC1114FHN33/303 supports Serial Wire Debug (SWD) via pins SWDIO (PIO1_3) and SWCLK (PIO0_10), as documented in Section 2 and Figure 6 of the datasheet. This two-pin interface enables full JTAG-equivalent debugging, flash programming, and real-time tracing using standard ARM-compliant tools (e.g., LPC-Link2, CMSIS-DAP).
LPC1114FHN33/303,5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC1100XL
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1114FHN33/303,5 FAQ
1.How can I place an order for LPC1114FHN33/303,5 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1114FHN33/303,5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1114FHN33/303,5 reliable?
The price and inventory of LPC1114FHN33/303,5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1114FHN33/303,5 is usually 5 days.
3.What payment methods are accepted for LPC1114FHN33/303,5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1114FHN33/303,5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1114FHN33/303,5?
LPC1114FHN33/303,5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1114FHN33/303,5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1114FHN33/303,5?
For technical support, including LPC1114FHN33/303,5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1114FHN33/303,5 requirements.
6.How does Aetrix verify that LPC1114FHN33/303,5 is sourced from the original manufacturer or authorized distributors?
All LPC1114FHN33/303,5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1114FHN33/303,5 meets industry standards.
7.What is the process for return or replacement of LPC1114FHN33/303,5?
All LPC1114FHN33/303,5 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1114FHN33/303,5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1114FHN33/303,5 part is unused and in its original packaging.
Return procedure for LPC1114FHN33/303,5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1114FHN33/303,5 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
