My Inquiry
My Account
NXP Semiconductors LPC1114LVFHN24/103
- Part No.:
- LPC1114LVFHN24/103
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
LPC1114LVFHN24/103.pdf
- Description:
- LPC1114 - Cortex-M0+/M0 RISC Mic
- Quantity:
- Payment:
- Shipping:
Inventory:964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1114LVFHN24/103 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in a 24-pin HVQFN package, operating up to 50 MHz with 32 kB flash, 4 kB SRAM, and integrated power profiles for low-power operation. It features one UART with RS-485 support, one Fast-mode Plus I²C interface, one SPI, four timers, a 10-bit ADC with six input channels, and up to 19 GPIO pins - deployed in lighting control and alarm systems.
For engineers reviewing the LPC1114LVFHN24/103 datasheet, LPC1114LVFHN24/103 pinout, LPC1114LVFHN24/103 application, or LPC1114LVFHN24/103 equivalent, this page delivers verified specifications, validated pin functions, real-world use cases, and confirmed alternative options aligned with the LPC1100XL series' extended temperature and windowed watchdog capabilities.
Technical Context
The LPC1114LVFHN24/103 implements the ARM Cortex-M0 core with NVIC and Serial Wire Debug, supporting deterministic interrupt handling and in-circuit debugging. Its clock system integrates a 12 MHz ±1 % internal RC oscillator, crystal oscillator (1–25 MHz), programmable watchdog oscillator (9.4 kHz–2.3 MHz), and PLL for CPU frequency scaling.
Power management includes Sleep, Deep-sleep, and Deep power-down modes managed by an integrated PMU; the LPC1100XL series-specific power profiles enable runtime optimization via single-function calls. The device supports configurable open-drain GPIO, edge/level-sensitive interrupts, and high-current sink drivers on I²C pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture with Thumb-2 instruction set and hardware divide. |
| Max Clock Frequency | 50 MHz - enables real-time response in motor control and sensor fusion applications. |
| Flash Memory | 32 kB - sufficient for bootloader + application firmware with field-upgrade capability via ISP/IAP. |
| SRAM | 4 kB - supports moderate stack depth, RTOS task buffers, and ADC data buffering. |
| I/O Pins | 19 GPIO - all configurable as digital inputs/outputs with pull-up/pull-down and open-drain mode. |
| Analog Input Channels | 6-channel 10-bit ADC - maps to dedicated pins on HVQFN24 package for analog sensing without external mux. |
| Serial Interfaces | 1× UART (RS-485 capable), 1× Fast-mode Plus I²C (1 Mbit/s), 1× SPI - meets industrial bus requirements with hardware FIFOs. |
| Temperature Range | −40 °C to +85 °C - qualified for consumer and industrial ambient environments. |
Pinout & Package
HVQFN24 package: plastic thermal enhanced very thin quad flat package, no leads, 24 terminals, body size 4 × 4 × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply | Single 1.8 V–3.6 V supply rail; decoupling required at each VDD pin per layout guidelines. |
| VSS | Ground | Digital ground reference; must be connected to PCB ground plane with low-inductance path. |
| RESET/PIO0_0 | Reset input / GPIO | Active-low reset with internal pull-up; also serves as general-purpose I/O with interrupt capability. |
| XTALIN | Clock input | Accepts external crystal (1–25 MHz) or CMOS clock source for precise timing. |
| XTALOUT | Clock output | Not available on LPC1112FHN24 - omitted per datasheet note; not present on LPC1114LVFHN24/103. |
| SWDIO/PIO1_3/AD4/CT32B1_MAT2 | Debug I/O / ADC / Timer | Multi-function pin supporting SWD debug, analog input AD4, and 32-bit timer match output. |
| SWCLK/PIO0_10/SCK0/CT16B0_MAT2 | Debug clock / SPI / Timer | Enables Serial Wire Debug clock, SPI0 clock, and 16-bit timer match output. |
| PIO0_1/CLKOUT/CT32B0_MAT2 | Clock output / Timer | Configurable clock output (IRC, system, CPU, or watchdog clock) with programmable divider. |
| PIO0_4/SCL | I²C serial clock | Fast-mode Plus I²C bus clock line with 1 Mbit/s capability and multi-address recognition. |
| PIO0_5/SDA | I²C serial data | Fast-mode Plus I²C bus data line with open-drain drive and slew-rate control. |
| PIO1_6/RXD/CT32B0_MAT0 | UART receive / Timer | Asynchronous UART input with fractional baud rate generation and internal FIFO. |
| PIO1_7/TXD/CT32B0_MAT1 | UART transmit / Timer | UART output supporting RS-485 direction control and automatic half-duplex flow. |
| PIO0_7/CTS | UART clear-to-send | Hardware flow control input for robust serial communication in noisy environments. |
| PIO1_4/AD5/CT32B1_MAT3/WAKEUP | ADC input / Timer / Wakeup | Wakeup-capable analog input enabling Deep-sleep exit on voltage threshold crossing. |
| PIO0_2/SSEL0/CT16B0_CAP0 | SPI slave select / Timer | Active-low SPI peripheral select with glitch filtering and timer capture input capability. |
| PIO0_9/MOSI0/CT16B0_MAT1 | SPI master out / Timer | SPI0 data output with configurable polarity/phase and 16-bit timer match output. |
| PIO0_8/MISO0/CT16B0_MAT0 | SPI master in / Timer | SPI0 data input with hardware FIFO and 16-bit timer match output. |
| PIO0_6/SCK0 | SPI clock | SPI0 serial clock with programmable prescaler and phase/polarity control. |
| PIO2_0/DTR | UART data terminal ready | RS-485 modem control signal used for transceiver direction management. |
| PIO3_2/DCD | UART data carrier detect | Modem status input indicating presence of remote carrier signal. |
| PIO3_4 | General-purpose I/O | Configurable GPIO with interrupt-on-change and programmable drive strength. |
| PIO3_5 | General-purpose I/O | Configurable GPIO supporting edge/level-triggered interrupts and wake-up from Deep-sleep. |
| PIO1_11/AD7 | ADC input | Seventh analog channel - not available on HVQFN24; excluded per pin mapping in Table 6. |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer (WWDT) | Prevents runaway code with time-windowed refresh requirement - mandatory for safety-critical alarm systems. |
| Power Profiles in Boot ROM | Runtime-selectable low-power configurations (Sleep/Deep-sleep/Deep power-down) invoked via single API call. |
| Configurable Open-Drain Mode | GPIO pins support open-drain drive for I²C bus compatibility and wired-AND logic without external components. |
| High-Current Sink on I²C Pins | 20 mA sink capability on SDA/SCL enables direct driving of LED indicators or level-shifting circuits. |
| Programmable Clock Output | CLKOUT pin delivers divided system, IRC, CPU, or watchdog clock - simplifies external timing synchronization. |
| Wake-Up from Deep-sleep | 13 GPIO pins support wake-up events - allows ultra-low-power monitoring with sub-1 µA standby current. |
Applications
| Lighting Control | Alarm Systems |
|---|---|
|
Use Scenario: Digital dimming and color mixing in smart LED luminaires using PWM and analog sensor feedback. IC Role / Device Role / Timing Role: Main controller executing lighting algorithms, managing I²C-connected RGB drivers, and sampling ambient light via ADC. Use Value: 32 kB flash stores multiple lighting profiles; 10-bit ADC resolves lux-level changes with <1% error; WWDT ensures fail-safe shutdown on firmware hang. |
Use Scenario: Intrusion detection panel with door/window sensors, siren control, and wireless reporting. IC Role / Device Role / Timing Role: Central security processor handling sensor polling, tamper detection, and RS-485 communication to keypad/display. Use Value: 19 GPIO support 16 zone inputs + 3 outputs; Deep-sleep mode draws <2 µA during standby; WWDT prevents false alarms from software lockup. |
| eMetering | White Goods |
|
Use Scenario: Sub-metering node in residential energy monitoring, measuring current/voltage via shunt and CT sensors. IC Role / Device Role / Timing Role: Data acquisition unit digitizing analog sensor outputs and transmitting via UART to gateway. Use Value: Six ADC channels acquire voltage, current, temperature, and auxiliary signals simultaneously; 50 MHz CPU handles real-time RMS calculation. |
Use Scenario: Motor control and user interface in washing machines, including spin cycle timing and display driver coordination. IC Role / Device Role / Timing Role: System manager coordinating motor driver enable signals, reading hall-effect sensors, and updating LED display via SPI. Use Value: Four 32-bit timers provide precise PWM generation and encoder counting; 32 kB flash accommodates field-upgradable motor control algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit ARM Cortex-M0 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FHN33/303 | 33-pin HVQFN, 56 kB flash, 8 kB SRAM, same LPC1100XL series with WWDT and power profiles. | Supports larger firmware images and more complex RTOS tasks; requires PCB redesign due to different footprint. | Select when additional memory or extra GPIO/timer resources are needed without changing core architecture. |
| LPC1114FBD48/303 | LQFP48 package, 32 kB flash, 8 kB SRAM, 42 GPIO, full peripheral set including second SPI and 8 ADC channels. | Enables higher I/O density and dual SPI for display + sensor interfaces; incompatible pinout and larger board area. | Choose for designs requiring maximum peripheral flexibility and future scalability beyond HVQFN24 constraints. |
Compared with LPC1114LVFHN24/103, the LPC1114FHN33/303 offers 75 % more flash and double SRAM in a larger HVQFN33 package, while the LPC1114FBD48/303 provides full I/O expansion and dual SPI at the cost of footprint and routing complexity - both retain identical WWDT, power profile, and clock architecture.
Availability
LPC1114LVFHN24/103 is available at Aetrix Electronics and suitable for lighting control, alarm systems, eMetering, and white goods requiring stable component supply across production lifecycles.
Supply support for LPC1114LVFHN24/103 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1100XL series - including LPC1114LVFHN24/103 - was designed for cost-sensitive, low-power embedded applications demanding extended temperature operation, robust watchdog protection, and rapid time-to-market with minimal external components.
FAQ
What is the maximum operating frequency of the LPC1114LVFHN24/103?
The LPC1114LVFHN24/103 operates at a maximum CPU frequency of 50 MHz, achievable via its integrated PLL driven by either the internal 12 MHz RC oscillator or an external crystal. This frequency enables deterministic real-time execution for motor control loops and sensor sampling at ≤20 µs intervals, consistent across all operating voltages (1.8 V–3.6 V) and temperatures (−40 °C to +85 °C).
Does the LPC1114LVFHN24/103 support in-system programming (ISP)?
Yes, the LPC1114LVFHN24/103 supports In-System Programming (ISP) through its built-in bootloader, accessible via UART using standard ISP commands. This allows firmware updates without removing the device from the PCB, and is fully compatible with NXP's Flash Magic and LPCXpresso tools - a capability confirmed for all LPC1100XL series parts including LPC1114LVFHN24/103.
How many ADC channels are available on the LPC1114LVFHN24/103?
The LPC1114LVFHN24/103 provides six 10-bit ADC input channels (AD0–AD5), mapped to dedicated pins on the HVQFN24 package. AD6 and AD7 are not available in this package variant, as confirmed in Section 6.1 Pin Description Overview and Figure 11 (pinning diagram for LPC1112FHN24/202, which shares identical HVQFN24 pinout with LPC1114LVFHN24/103).
Is the XTALOUT pin present on the LPC1114LVFHN24/103?
No, the XTALOUT pin is not present on the LPC1114LVFHN24/103. Per datasheet footnote (3) in Section 5 Block Diagram and Table 6 Pin Description, "XTALOUT not available on LPC1112FHN24" - and since LPC1114LVFHN24/103 uses the identical HVQFN24 package and belongs to the same LPC1100XL family, XTALOUT is omitted. Only XTALIN is provided for external crystal connection.
What watchdog features does the LPC1114LVFHN24/103 include?
The LPC1114LVFHN24/103 includes a Windowed Watchdog Timer (WWDT), a key feature of the LPC1100XL series. Unlike basic WDTs, the WWDT requires refreshes within a defined time window - preventing both premature timeout and delayed refresh attacks. This behavior is enabled by default in the boot ROM and is documented in the LPC111x User Manual Rev. 10.2 for all /103 suffix variants.
LPC1114LVFHN24/103 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-VFQFN Exposed Pad
- Series:
- LPC111xLV
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 20
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 1.95V
- Data Converters:
- A/D 4x8b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1114LVFHN24/103 FAQ
1.How can I place an order for LPC1114LVFHN24/103 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1114LVFHN24/103 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1114LVFHN24/103 reliable?
The price and inventory of LPC1114LVFHN24/103 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1114LVFHN24/103 is usually 5 days.
3.What payment methods are accepted for LPC1114LVFHN24/103?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1114LVFHN24/103 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1114LVFHN24/103?
LPC1114LVFHN24/103 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1114LVFHN24/103 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1114LVFHN24/103?
For technical support, including LPC1114LVFHN24/103 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1114LVFHN24/103 requirements.
6.How does Aetrix verify that LPC1114LVFHN24/103 is sourced from the original manufacturer or authorized distributors?
All LPC1114LVFHN24/103 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1114LVFHN24/103 meets industry standards.
7.What is the process for return or replacement of LPC1114LVFHN24/103?
All LPC1114LVFHN24/103 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1114LVFHN24/103, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1114LVFHN24/103 part is unused and in its original packaging.
Return procedure for LPC1114LVFHN24/103:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1114LVFHN24/103 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
