NXP Semiconductors LPC1115FET48/303Y
- Part No.:
- LPC1115FET48/303Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-TFBGA
- Datasheet:
-
LPC1115FET48/303Y.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1115FET48/303 from NXP Semiconductors is an ARM Cortex-M0 32-bit microcontroller in TFBGA48 package, operating up to 50 MHz with 64 kB flash, 8 kB SRAM, and integrated peripherals including UART, I²C-Fast+, dual SPI, 10-bit ADC (8-channel), and four timers. It targets cost-sensitive embedded control in lighting, eMetering, and alarm systems.
For engineers reviewing the LPC1115FET48/303 datasheet, LPC1115FET48/303 pinout, LPC1115FET48/303 application, or LPC1115FET48/303 equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use cases, and validated alternative options for industrial and consumer design-in.
Technical Context
The LPC1115FET48/303 implements the ARM Cortex-M0 core with NVIC and Serial Wire Debug, supporting deterministic interrupt handling and on-chip debug. Its clock system integrates a 12 MHz ±1 % internal RC oscillator, crystal oscillator (1–25 MHz), programmable watchdog oscillator (9.4 kHz–2.3 MHz), and PLL for CPU operation at full 50 MHz without external high-frequency crystals.
Power management includes Sleep, Deep-sleep, and Deep power-down modes managed by an integrated PMU; the LPC1100XL series adds power profiles in boot ROM and a windowed watchdog timer. GPIO supports configurable pull-up/pull-down, open-drain mode, edge/level interrupts, and high-current drive (20 mA) on select pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation |
| Flash Memory | 64 kB on-chip flash with ISP/IAP support and page erase (256-byte) |
| SRAM | 8 kB general-purpose SRAM for data and stack storage |
| Analog Input | 10-bit ADC with 8 multiplexed input channels (AD[7:0]) |
| Serial Interfaces | 1 UART (RS-485/EIA-485 capable), 1 I²C-Fast+ (1 Mbit/s), 2 SPI with SSP features |
| Timers | Four general-purpose timers: two 32-bit and two 16-bit, with capture/match capability |
| GPIO | Up to 42 pins with configurable pull-up/pull-down, open-drain, and interrupt capability |
Pinout & Package
Package: TFBGA48 - plastic thin fine-pitch ball grid array, 48 balls, 4.5 × 4.5 × 0.7 mm body, suitable for space-constrained PCB layouts with fine-pitch routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | VSS | Ground reference for analog and digital domains |
| A2 | PIO0_0 / RESET | Active-low reset input; also configurable as GPIO |
| A3 | PIO0_1 / CLKOUT | Programmable clock output (IRC, system, CPU, or WDT clock) |
| A4 | PIO0_2 / SSEL0 / CT16B0_CAP0 | Slave select for SPI0; 16-bit timer capture input |
| A5 | PIO0_3 | General-purpose I/O with interrupt capability |
| A6 | PIO0_4 / SCL | I²C bus clock line (open-drain, Fast+ compatible) |
| A7 | PIO0_5 / SDA | I²C bus data line (open-drain, Fast+ compatible) |
| A8 | PIO0_6 / SCK0 | SPI0 serial clock input/output |
| B1 | VDD | Core and I/O supply (1.8 V to 3.6 V) |
| B2 | XTALIN | Crystal oscillator input (1–25 MHz) |
| B3 | XTALOUT | Crystal oscillator output |
| B4 | SWDIO / PIO1_3 / AD4 / CT32B1_MAT2 | Serial Wire Debug I/O; ADC channel 4; 32-bit timer match output |
| B5 | PIO0_7 / CTS | UART clear-to-send input (hardware flow control) |
| B6 | PIO1_4 / AD5 / CT32B1_MAT3 / WAKEUP | ADC channel 5; timer match output; deep-sleep wake-up source |
| B7 | PIO1_5 / RTS / CT32B0_CAP0 | UART request-to-send output; 32-bit timer capture input |
| B8 | PIO1_6 / RXD / CT32B0_MAT0 | UART receive data; 32-bit timer match output 0 |
| C1 | VSS | Digital ground return path |
| C2 | PIO1_7 / TXD / CT32B0_MAT1 | UART transmit data; 32-bit timer match output 1 |
| C3 | PIO1_8 / CT16B1_CAP0 | 16-bit timer 1 capture input |
| C4 | PIO1_9 / CT16B1_MAT0 / MOSI1 | 16-bit timer 1 match output; SPI1 master out/slave in |
| C5 | PIO1_10 / AD6 / CT16B1_MAT1 / MISO1 | ADC channel 6; timer match output; SPI1 master in/slave out |
| C6 | PIO1_11 / AD7 / CT32B1_CAP1 | ADC channel 7; 32-bit timer 1 capture input |
| C7 | SWCLK / PIO0_10 / SCK0 / CT16B0_MAT2 | Serial Wire Debug clock; SPI0 clock; 16-bit timer match output |
| C8 | PIO0_8 / MISO0 / CT16B0_MAT0 | SPI0 master in/slave out; 16-bit timer match output 0 |
| D1 | VDD | Second power supply connection for noise reduction |
| D2 | PIO0_9 / MOSI0 / CT16B0_MAT1 | SPI0 master out/slave in; 16-bit timer match output 1 |
| D3 | PIO0_11 / AD0 / CT32B0_MAT3 | ADC channel 0; 32-bit timer match output 3 |
| D4 | R / PIO1_0 / AD1 / CT32B1_CAP0 | Reset-activated GPIO; ADC channel 1; timer capture input |
| D5 | R / PIO1_1 / AD2 / CT32B1_MAT0 | Reset-activated GPIO; ADC channel 2; timer match output 0 |
| D6 | R / PIO1_2 / AD3 / CT32B1_MAT1 | Reset-activated GPIO; ADC channel 3; timer match output 1 |
| D7 | PIO2_0 / DTR / SSEL1 | Data terminal ready signal; SPI1 slave select |
| D8 | PIO2_1 / DSR / SCK1 | Data set ready; SPI1 serial clock |
| E1 | VSS | Analog ground reference |
| E2 | PIO2_2 / DCD / MISO1 | Data carrier detect; SPI1 master in/slave out |
| E3 | PIO2_3 / RI / MOSI1 | Ringing indicator; SPI1 master out/slave in |
| E4 | PIO2_4 / CT16B1_MAT1 / SSEL1 | 16-bit timer match output; SPI1 slave select |
| E5 | PIO2_5 / CT32B0_MAT0 | 32-bit timer match output 0 |
| E6 | PIO2_6 / CT32B0_MAT1 | 32-bit timer match output 1 |
| E7 | PIO2_7 / CT32B0_MAT2 / RXD | 32-bit timer match output 2; UART receive data |
| E8 | PIO2_8 / CT32B0_MAT3 / TXD | 32-bit timer match output 3; UART transmit data |
| F1 | VDD | Third power supply connection for decoupling |
| F2 | PIO2_9 / CT32B0_CAP0 | 32-bit timer capture input 0 |
| F3 | PIO2_10 | General-purpose I/O with interrupt capability |
| F4 | PIO2_11 / SCK0 / CT32B0_CAP1 | SPI0 clock; 32-bit timer capture input 1 |
| F5 | PIO3_0 / DTR / CT16B0_MAT0 / TXD | Data terminal ready; 16-bit timer match output; UART TX |
| F6 | PIO3_1 / DSR / CT16B0_MAT1 / RXD | Data set ready; 16-bit timer match output; UART RX |
| F7 | PIO3_2 / DCD / CT16B0_MAT2 / SCK1 | Data carrier detect; 16-bit timer match output; SPI1 clock |
| F8 | PIO3_3 / RI / CT16B0_CAP0 | Ringing indicator; 16-bit timer capture input |
| G1 | VSS | Fourth ground connection for EMI suppression |
| G2 | PIO3_4 / CT16B0_CAP1 / RXD | 16-bit timer capture input; UART receive data |
| G3 | PIO3_5 / CT16B1_CAP1 / TXD | 16-bit timer capture input; UART transmit data |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer | Enables fail-safe operation in safety-critical applications via time-windowed reset enforcement |
| Power Profiles in Boot ROM | Allows runtime selection of optimized performance/power trade-offs with single function call |
| Configurable Open-Drain Mode | Supports I²C, SMBus, and wired-OR logic without external pull-ups on selected GPIO |
| High-Current GPIO Drivers | 20 mA sink on I²C pins and 20 mA source on one dedicated pin enable direct LED/relay drive |
| Fast-mode Plus I²C Interface | 1 Mbit/s data rate with multi-address recognition and monitor mode for bus diagnostics |
| Two SPI Controllers with FIFO | Enables simultaneous high-speed peripheral communication with reduced CPU overhead |
Applications
| Smart Lighting Control | eMetering Systems |
|---|---|
Use Scenario: Digital dimming and color mixing in LED luminaires with DALI or 0–10 V interface. IC Role / Device Role / Timing Role: Main controller executing lighting algorithms, managing I²C-connected LED drivers, and handling UART-based commissioning. Use Value: 64 kB flash stores complex lighting profiles; 10-bit ADC monitors ambient light and thermal sensors; low-power modes extend battery life in wireless nodes. | Use Scenario: Residential electricity meter with pulse counting, tamper detection, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip performing energy calculation, secure data logging, and isolated RS-485 interface management. Use Value: UART with RS-485 support enables robust long-distance utility communication; windowed WDT ensures reliable firmware execution during power fluctuations. |
| Home Security Panels | White Goods UI Modules |
Use Scenario: Keypad and sensor hub in wireless alarm panels with motion, door, and smoke inputs. IC Role / Device Role / Timing Role: Real-time sensor aggregator with GPIO interrupt handling, UART to gateway, and low-power sleep between events. Use Value: 42 GPIO pins support direct connection of multiple zone inputs; deep-sleep mode draws <10 µA, enabling 5-year battery life. | Use Scenario: Touchless control panel for washing machines with capacitive sensing and display backlight control. IC Role / Device Role / Timing Role: Dedicated UI processor managing capacitive buttons, PWM-driven LEDs, and SPI-connected OLED display. Use Value: Dual SPI interfaces drive display and touch controller simultaneously; 8-channel ADC reads analog sensor inputs for water level and temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit ARM Cortex-M0 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1114FBD48/303 | Same LQFP48 package, 32 kB flash (vs. 64 kB), identical peripherals and pinout except flash size | Suitable where firmware footprint is under 32 kB and LQFP48 layout is preferred over TFBGA48 | Select when board space allows larger LQFP48 and flash requirement is ≤32 kB |
| LPC11U14FBD48/303 | USB 2.0 device controller added; same 32 kB flash, 8 kB SRAM, and LQFP48 package | Required for host-attached devices needing USB HID or CDC class connectivity | Choose only if native USB interface is mandatory; otherwise LPC1115FET48/303 offers higher flash density in smaller TFBGA48 |
Compared with LPC1114FBD48/303, the LPC1115FET48/303 provides double flash capacity in a 4.5×4.5 mm footprint ideal for compact designs; versus LPC11U14FBD48/303, it trades USB for higher code storage and lower package height-critical for ultra-thin appliances and portable meters.
Availability
LPC1115FET48/303 is available at Aetrix Electronics and suitable for smart lighting control, eMetering, and home security systems requiring stable component supply across production lifecycles.
Supply support for LPC1115FET48/303 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering secure, scalable solutions for automotive, industrial, IoT, and mobile applications.
The LPC1100XL series-including LPC1115FET48/303-is designed for cost-optimized, low-power embedded control in consumer and industrial equipment where small footprint, robust peripherals, and extended temperature operation (−40 °C to +85 °C) are essential.
FAQ
What is the maximum operating frequency of the LPC1115FET48/303?
The LPC1115FET48/303 operates at a maximum CPU frequency of 50 MHz. This is achieved using the on-chip PLL, which can be driven by either the internal 12 MHz ±1 % RC oscillator or an external crystal (1–25 MHz). The 50 MHz clock feeds the ARM Cortex-M0 core, timers, and peripheral bridges without requiring external high-frequency crystals.
Does the LPC1115FET48/303 support in-system programming (ISP)?
Yes, the LPC1115FET48/303 supports In-System Programming (ISP) via its built-in bootloader, accessible through UART. It also supports In-Application Programming (IAP), allowing firmware updates while the device is running. These capabilities are enabled by the 64 kB on-chip flash memory and require no external programming hardware beyond a standard UART interface.
What ADC resolution and channel count does the LPC1115FET48/303 provide?
The LPC1115FET48/303 integrates a 10-bit successive-approximation ADC with 8 multiplexed input channels (AD[7:0]), all accessible on the TFBGA48 package. Conversion is supported in burst mode with programmable sampling rates, and inputs can be configured for single-ended or differential measurement depending on application needs.
Is the LPC1115FET48/303 pin-compatible with other LPC11xx devices in TFBGA48?
No-LPC1115FET48/303 is not pin-compatible with earlier LPC11xx TFBGA48 variants such as LPC1113FET48/303 or LPC1114FET48/303. While all share the same TFBGA48 mechanical footprint, pin functions differ significantly across flash/SRAM variants due to differing peripheral mappings and ADC channel allocations. Always verify against the specific pin description table for LPC1115FET48/303 (Table 10, Figure 5).
What power-saving modes are available on the LPC1115FET48/303?
The LPC1115FET48/303 supports three low-power modes: Sleep (core stopped, peripherals active), Deep-sleep (core and most clocks stopped, RAM retained), and Deep power-down (full retention loss except for wake-up logic). In Deep-sleep, current draw is under 10 µA with selected GPIO pins configured as wake sources-enabling multi-year battery operation in sensor nodes and alarm panels.
LPC1115FET48/303Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-TFBGA
- Series:
- LPC1100XL
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 42
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1115FET48/303Y FAQ
1.How can I place an order for LPC1115FET48/303Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1115FET48/303Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1115FET48/303Y reliable?
The price and inventory of LPC1115FET48/303Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1115FET48/303Y is usually 5 days.
3.What payment methods are accepted for LPC1115FET48/303Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1115FET48/303Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1115FET48/303Y?
LPC1115FET48/303Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1115FET48/303Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1115FET48/303Y?
For technical support, including LPC1115FET48/303Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1115FET48/303Y requirements.
6.How does Aetrix verify that LPC1115FET48/303Y is sourced from the original manufacturer or authorized distributors?
All LPC1115FET48/303Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1115FET48/303Y meets industry standards.
7.What is the process for return or replacement of LPC1115FET48/303Y?
All LPC1115FET48/303Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC1115FET48/303Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1115FET48/303Y part is unused and in its original packaging.
Return procedure for LPC1115FET48/303Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1115FET48/303Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

