NXP Semiconductors LPC1124JBD48/303QL
- Part No.:
- LPC1124JBD48/303QL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC1124JBD48/303QL.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1124JBD48/303QL from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP48 package, delivering up to 50 MHz CPU operation with 32 kB flash, 8 kB SRAM, 12-bit ADC (2 Msamples/s, 8 channels), three RS-485 UARTs, two SSP interfaces, one Fast-mode Plus I²C bus, and up to 38 GPIO pins - deployed in smart metering, lighting control, and alarm systems.
For engineers reviewing the LPC1124JBD48/303QL datasheet, LPC1124JBD48/303QL pinout, LPC1124JBD48/303QL application, or LPC1124JBD48/303QL equivalent, key selection considerations include its 32 kB flash size (vs. 64 kB in LPC1125), 50 MHz max clock, LQFP48 footprint, Deep-sleep wake-up via PIO1_4, and Fast-mode Plus I²C support at 1 Mbit/s.
Technical Context
The LPC1124JBD48/303QL implements an ARM Cortex-M0 core with integrated NVIC supporting 32 vectored interrupts and four priority levels, enabling deterministic real-time response in resource-constrained embedded systems. Its peripheral set includes dual 32-bit and dual 16-bit timers with capture/match functionality, fractional baud rate UARTs for RS-485 interoperability, and a hardware-accelerated GPIO subsystem accessible via AHB for low-latency I/O.
Power management is handled by an on-chip PMU supporting Sleep, Deep-sleep, and Deep power-down modes - with wake-up capability from up to 13 GPIO pins including dedicated PIO1_4 with 20 ns glitch filter. Clock generation combines a 12 MHz ±1 % internal RC oscillator, external crystal support (1–25 MHz), and a programmable PLL enabling full-speed CPU operation without high-frequency crystals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture optimized for deterministic interrupt latency and code density in cost-sensitive applications. |
| Max Clock Frequency | 50 MHz - enables real-time processing of sensor data, motor control loops, or communication stacks without external clock sources. |
| Flash Memory | 32 kB - sufficient for compact firmware images with bootloader, RTOS kernel, and application logic in metering or lighting control. |
| SRAM | 8 kB - supports stack, heap, and peripheral buffers for concurrent UART, SSP, and ADC operations. |
| ADC Resolution & Speed | 12-bit, 2 Msamples/s - captures fast transients in analog sensing (e.g., current monitoring in white goods) with 8-channel multiplexing. |
| I²C Bus Mode | Fast-mode Plus (1 Mbit/s) - doubles standard I²C speed for faster sensor or EEPROM access while maintaining backward compatibility. |
| GPIO Count | Up to 38 pins - provides flexible digital I/O for LED drivers, relay controls, button inputs, and status indicators in alarm systems. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 48 leads, body size 7 × 7 × 1.4 mm (SOT313-2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | Active-low external reset; also serves as ISP entry trigger when held LOW during boot. |
| XTALIN / XTALOUT | Clock oscillator inputs | Support 1–25 MHz crystal; internal 12 MHz RC oscillator available as fallback system clock source. |
| PIO0_4 / PIO0_5 | I²C0_SCL / I²C0_SDA | Open-drain Fast-mode Plus I²C interface with high-current sink capability (20 mA) when configured. |
| PIO1_4/WAKEUP | Deep power-down wake-up pin | Dedicated wake-up input with 20 ns glitch filter; requires external pull-HIGH before entering Deep power-down mode. |
| VDD / VSS / VDDA / VSSA | Power supply rails | Separate analog/digital supplies (VDDA/VSSA) ensure clean ADC reference; 1.8–3.6 V single supply operation. |
| U0_RXD / U0_TXD | UART0 serial interface | Full-duplex asynchronous communication with fractional baud rate generator and 16-byte FIFOs. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0 + NVIC | Hardware-integrated interrupt controller with 32 vectored IRQs and four priority levels enables deterministic real-time scheduling. |
| Accelerated GPIO | AHB-connected GPIO registers allow atomic port-wide writes and bit-level manipulation - critical for time-critical I/O toggling in lighting PWM control. |
| RS-485 UARTs | Three UARTs with hardware 9-bit addressing and automatic address detection simplify multi-drop industrial bus implementations. |
| Programmable WDT | Windowed watchdog timer prevents runaway code execution while allowing safe firmware updates without accidental resets. |
| Power Management Unit | Three low-power modes (Sleep, Deep-sleep, Deep power-down) with configurable wake-up sources reduce average current to µA range in battery-powered alarms. |
Applications
| eMetering | Lighting Control |
|---|---|
Use Scenario: Smart electricity meter with tariff switching, tamper detection, and HAN communication. IC Role / Device Role / Timing Role: Main application MCU handling metrology calculations, secure data logging, and RS-485 PLC/HAN interface timing. Use Value: 32 kB flash accommodates DLMS/COSEM stack and encryption routines; 12-bit ADC supports precision current/voltage sampling. | Use Scenario: DALI or 0–10 V dimmable LED driver with thermal monitoring and fault reporting. IC Role / Device Role / Timing Role: System controller managing PWM generation, analog sensor reads, and bidirectional DALI bus communication. Use Value: High-current GPIO drives MOSFET gates directly; Fast-mode Plus I²C interfaces with ambient light and temperature sensors at 1 Mbit/s. |
| Alarm Systems | White Goods |
Use Scenario: Wireless security panel with PIR motion sensors, door contact inputs, and GSM module interfacing. IC Role / Device Role / Timing Role: Central control unit executing intrusion logic, managing sleep/wake cycles, and driving buzzer/audio alerts. Use Value: Deep power-down mode draws <1 µA; PIO1_4 wake-up pin enables instant response to sensor triggers without continuous polling. | Use Scenario: Washing machine main control board monitoring motor phase currents, water level, and temperature. IC Role / Device Role / Timing Role: Real-time motor controller coordinating ADC sampling, PWM outputs, and UART-based diagnostics. Use Value: 50 MHz CPU handles field-oriented control math; 2 Msamples/s ADC captures transient motor current spikes for overcurrent protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1125JBD48/303 | 64 kB flash (vs. 32 kB), identical peripherals, same LQFP48 package and pinout. | Suitable for larger firmware (e.g., OTA update support, extended crypto libraries) where memory headroom is critical. | Select LPC1125JBD48/303 when firmware size exceeds 32 kB or future scalability is required. |
| LPC1114FHN33/102 | 33-pin HVQFN package, 32 kB flash, 4 kB SRAM, no RS-485 UARTs, only one SSP and one UART. | Targeted at space-constrained consumer devices where RS-485 and dual SSP are unnecessary. | Choose LPC1114FHN33/102 only for minimal-footprint designs lacking industrial bus requirements. |
Compared with LPC1125JBD48/303, the LPC1124JBD48/303QL offers identical performance and peripherals at lower flash capacity - ideal for cost-optimized metering or lighting products. Against LPC1114FHN33/102, it delivers superior industrial connectivity (three RS-485 UARTs, two SSPs) and larger SRAM, making it better suited for complex sensor fusion or multi-protocol gateways.
Availability
LPC1124JBD48/303QL is available at Aetrix Electronics and suitable for eMetering, lighting control, and alarm systems requiring stable component supply across long-life industrial programs.
Supply support for LPC1124JBD48/303QL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC112x product line was designed specifically for cost-sensitive, low-power 32-bit embedded applications - bridging the gap between legacy 8/16-bit MCUs and higher-end Cortex-M3/M4 devices in metering, home automation, and industrial control.
FAQ
What is the maximum operating frequency of the LPC1124JBD48/303QL?
The LPC1124JBD48/303QL operates at a maximum CPU frequency of 50 MHz. This speed is achievable using either the internal 12 MHz RC oscillator with PLL multiplication or an external crystal up to 25 MHz. The PLL allows full-speed operation without requiring high-frequency crystals, simplifying board design and reducing BOM cost while maintaining real-time responsiveness in applications like lighting control and alarm systems.
Does the LPC1124JBD48/303QL support RS-485 communication?
Yes, the LPC1124JBD48/303QL supports RS-485 communication through all three of its UART peripherals. Each UART includes hardware 9-bit addressing and automatic address detection, enabling robust multi-drop bus implementations. This capability is essential for industrial metering and building automation systems where multiple nodes share a single twisted-pair bus - and is confirmed in the official NXP LPC112x datasheet Rev. 1 (2015), Section 7.8.
How much flash memory does the LPC1124JBD48/303QL have, and how does it differ from the LPC1125?
The LPC1124JBD48/303QL contains 32 kB of on-chip flash memory, whereas the LPC1125JBD48/303 variant has 64 kB. Both share identical peripherals, clocking, power management, and LQFP48 pinout. The reduced flash size in the LPC1124JBD48/303QL targets cost-optimized applications where firmware fits within 32 kB - such as basic smart metering firmware or lighting control stacks without OTA update capability.
What is the ADC specification of the LPC1124JBD48/303QL?
The LPC1124JBD48/303QL integrates a 12-bit successive approximation ADC with a maximum sampling rate of 2 Msamples/s and eight input channels. It supports configurable conversion sequences, hardware threshold comparison, zero-crossing detection, and burst mode operation. The ADC uses dedicated VREFP/VREFN pins and operates over the full VDDA range (1.8–3.6 V), making it suitable for precision analog sensing in white goods motor control and eMetering current measurement.
Can the LPC1124JBD48/303QL enter low-power modes, and how is wake-up managed?
Yes, the LPC1124JBD48/303QL supports Sleep, Deep-sleep, and Deep power-down modes via its integrated Power Management Unit (PMU). Wake-up from Deep power-down is enabled via the dedicated PIO1_4 pin, which features a 20 ns glitch filter and requires external pull-HIGH before entry. Up to 13 GPIO pins can serve as wake-up sources in Deep-sleep mode. These capabilities are documented in Section 7.6 of the NXP LPC112x datasheet and enable µA-range operation in battery-backed alarm panels.
LPC1124JBD48/303QL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC1100
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1124JBD48/303QL FAQ
1.How can I place an order for LPC1124JBD48/303QL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1124JBD48/303QL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1124JBD48/303QL reliable?
The price and inventory of LPC1124JBD48/303QL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1124JBD48/303QL is usually 5 days.
3.What payment methods are accepted for LPC1124JBD48/303QL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1124JBD48/303QL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1124JBD48/303QL?
LPC1124JBD48/303QL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1124JBD48/303QL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1124JBD48/303QL?
For technical support, including LPC1124JBD48/303QL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1124JBD48/303QL requirements.
6.How does Aetrix verify that LPC1124JBD48/303QL is sourced from the original manufacturer or authorized distributors?
All LPC1124JBD48/303QL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1124JBD48/303QL meets industry standards.
7.What is the process for return or replacement of LPC1124JBD48/303QL?
All LPC1124JBD48/303QL units undergo pre-shipment inspection (PSI). If there is an issue with LPC1124JBD48/303QL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1124JBD48/303QL part is unused and in its original packaging.
Return procedure for LPC1124JBD48/303QL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1124JBD48/303QL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

