My Inquiry
My Account
NXP Semiconductors LPC1125JBD48/303EL
- Part No.:
- LPC1125JBD48/303EL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC1125JBD48/303EL.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:987
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1125JBD48/303EL from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP48 package, operating at up to 50 MHz with 64 kB flash, 8 kB SRAM, 12-bit ADC (2 Msamples/s), three RS-485 UARTs, two SSP interfaces, one Fast-mode Plus I²C bus, and up to 38 GPIO pins - deployed in smart metering, lighting control, and alarm systems.
For engineers reviewing the LPC1125JBD48/303EL datasheet, LPC1125JBD48/303EL pinout, LPC1125JBD48/303EL application, or LPC1125JBD48/303EL equivalent, key selection considerations include its 50 MHz Cortex-M0 core, 38-pin GPIO flexibility with wake-up capability, 12-bit ADC performance, Fast-mode Plus I²C support at 1 Mbit/s, and low-power Deep-sleep/Deep power-down modes for battery-operated edge devices.
Technical Context
The LPC1125JBD48/303EL integrates an ARM Cortex-M0 core with built-in NVIC supporting 32 vectored interrupts and four priority levels, enabling deterministic real-time response in resource-constrained applications. Its clock system combines a 12 MHz ±1% internal RC oscillator, 1–25 MHz crystal oscillator, and programmable PLL - allowing CPU operation up to 50 MHz without external high-frequency crystals.
Digital peripherals include four counter/timers (two 32-bit, two 16-bit) with match/capture functionality, while analog subsystem features an 8-channel 12-bit ADC with hardware threshold comparison and zero-crossing detection. All GPIO pins support configurable pull-up/pull-down, open-drain mode, and edge/level-sensitive interrupt generation - with dedicated wake-up capability on PIO1_4 for Deep power-down recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture optimized for deterministic real-time control with Thumb-2 instruction set. |
| Max Clock Frequency | 50 MHz - enables fast signal processing and real-time protocol handling (e.g., RS-485 frame timing). |
| Flash / SRAM | 64 kB flash + 8 kB SRAM - sufficient for standalone firmware with bootloader, communication stacks, and sensor processing logic. |
| ADC Resolution & Speed | 12-bit, 2 Msamples/s - supports high-fidelity analog monitoring (e.g., current/voltage sensing in eMetering). |
| I²C Interface | Fast-mode Plus compliant, 1 Mbit/s - delivers 2× speed of standard Fast-mode for faster sensor or EEPROM access. |
| GPIO Count | 38 configurable digital I/O pins - includes dedicated wake-up pin (PIO1_4), high-current output (20 mA on PIO0_7), and I²C sink drivers (20 mA on PIO0_4/0_5). |
| UART Interfaces | Three UARTs with RS-485 support, fractional baud rate generator, and 16-byte FIFOs - enables robust multi-drop industrial communication. |
| Power Supply Range | 1.8 V to 3.6 V - compatible with single Li-ion, 3.3 V rail, or regulated battery systems without level-shifting. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 48 leads, body size 7 mm × 7 mm × 1.4 mm, lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | Active-low reset trigger (50 ns pulse); also serves as general-purpose I/O with ISP entry function on LOW during boot. |
| XTALIN / XTALOUT | Clock oscillator inputs | Supports 1–25 MHz crystal; internal 12 MHz RC oscillator available as alternative system clock source. |
| PIO0_4 / PIO0_5 | I²C-bus SCL / SDA | Open-drain pins with Fast-mode Plus 20 mA sink capability - enable reliable 1 Mbit/s I²C communication with standard pull-ups. |
| PIO1_4/WAKEUP | Deep power-down wake-up pin | Glitch-filtered input that exits Deep power-down mode on LOW-going pulse ≥50 ns - critical for ultra-low-power battery operation. |
| VDD / VSS / VDDA / VSSA | Power supply rails | Dual-domain supply: digital (VDD/VSS) and analog (VDDA/VSSA) - ensures clean ADC reference and noise immunity. |
| VREFP / VREFN | ADC reference inputs | Accept external 0–3 V reference range; measurement range matches VDDA (max 3.6 V) - enables precise ratiometric sensing. |
| U0_RXD / U0_TXD | UART0 serial interface | Standard TTL-level UART with modem control signals (RTS/CTS) - supports legacy industrial host connectivity. |
| SSP0_SCK / MOSI / MISO / SSEL | SSP0 interface signals | Full-duplex synchronous serial interface (SPI/SSI/Microwire compatible) up to 25 Mbit/s - ideal for flash memory or display driver interfacing. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0 + NVIC | Hardware-accelerated interrupt handling with ≤12-cycle latency and 4 priority levels - essential for time-critical control loops. |
| In-System Programming | ISP and IAP via on-chip bootloader - enables field firmware updates over UART or USB-to-UART without external programmer. |
| Low-Power Modes | Sleep, Deep-sleep, and Deep power-down with wake-up from 13 GPIO pins - achieves sub-μA standby current in metering applications. |
| ADC Hardware Triggering | Eight-channel 12-bit ADC with dual configurable sequences triggered by timers, external pins, or TXEV - eliminates CPU polling overhead. |
| GPIO Acceleration | Dedicated AHB bus for GPIO registers - allows full-port write in single cycle and bit-level atomic set/clear operations. |
| RS-485 UART Support | Three UARTs with automatic direction control and 9-bit address detection - simplifies multi-node bus topology implementation. |
Applications
| eMetering | Lighting Control |
|---|---|
Use Scenario: Residential or industrial electricity meter with tariff switching, tamper detection, and HAN communication. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, RS-485 data upload, and secure firmware updates. Use Value: 12-bit ADC with 2 Msamples/s captures waveform harmonics; 64 kB flash stores encryption keys and tariff tables; Deep power-down extends battery life >10 years. | Use Scenario: DALI or 0–10 V dimmable LED driver with occupancy sensing and daylight harvesting. IC Role / Device Role / Timing Role: Real-time lighting scheduler coordinating PWM outputs, ambient light ADC readings, and DALI bus arbitration. Use Value: 38 GPIO pins drive multiple PWM channels and sense switches; 50 MHz Cortex-M0 handles DALI protocol timing; low-power modes reduce standby consumption. |
| Alarm Systems | White Goods |
Use Scenario: Wireless security panel with door/window sensors, siren control, and cellular backup reporting. IC Role / Device Role / Timing Role: Central hub managing sensor polling, alarm state machine, and UART-based GSM module interface. Use Value: Three UARTs support simultaneous GSM, keypad, and Zigbee modules; wake-up from Deep-sleep on sensor interrupt ensures instant response; 8 kB SRAM buffers event logs. | Use Scenario: Smart washing machine control board with motor phase sensing, temperature monitoring, and user interface. IC Role / Device Role / Timing Role: Main MCU executing motor control algorithms, reading thermistors/pressure sensors, and driving LCD/LED displays. Use Value: Two SSP interfaces communicate with motor driver ICs and display controllers; 16-bit timers generate precise PWM for BLDC commutation; 38 GPIO handle buttons, LEDs, and relays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1124JBD48/303 | 32 kB flash (vs. 64 kB), same 8 kB SRAM, identical peripherals and pinout | Suitable for simpler firmware with smaller code footprint; no change in I/O or timing capability | Select when application firmware fits within 32 kB and cost optimization is prioritized over future scalability. |
| STM32F030F4P6 | 48-pin TSSOP, 16 kB flash, 4 kB SRAM, no RS-485 UARTs, no Fast-mode Plus I²C, 12-bit ADC at 1 Msamples/s | Limited peripheral set; lacks dedicated RS-485 support and high-speed I²C - requires external transceivers or logic | Choose only if design constraints mandate TSSOP package and RS-485/I²C+ requirements are absent or handled externally. |
Compared with LPC1124JBD48/303, the LPC1125JBD48/303EL provides double flash capacity for complex protocols or OTA updates; versus STM32F030F4P6, it delivers integrated RS-485 UARTs, 1 Mbit/s I²C, and higher ADC throughput - reducing BOM count and layout complexity in industrial edge nodes.
Availability
LPC1125JBD48/303EL is available at Aetrix Electronics and suitable for eMetering, lighting control, and alarm systems requiring stable component supply across long-life industrial deployments.
Supply support for LPC1125JBD48/303EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC112x product line was designed specifically for cost-sensitive, low-power 32-bit embedded applications replacing legacy 8/16-bit MCUs - emphasizing energy efficiency, integrated analog peripherals, and simplified toolchain adoption.
FAQ
What is the maximum operating frequency of the LPC1125JBD48/303EL?
The LPC1125JBD48/303EL operates at a maximum CPU frequency of 50 MHz, achievable via its integrated PLL driven by either the internal 12 MHz RC oscillator or an external crystal (1–25 MHz). This frequency enables real-time execution of communication stacks and sensor processing algorithms without external clock sources.
Does the LPC1125JBD48/303EL support RS-485 communication natively?
Yes, the LPC1125JBD48/303EL includes three UARTs with built-in RS-485 support, including automatic direction control and 9-bit address detection. No external transceiver logic is required for basic half-duplex RS-485 bus operation - simplifying industrial network node design.
How many analog input channels does the LPC1125JBD48/303EL ADC support?
The LPC1125JBD48/303EL integrates a 12-bit ADC with eight analog input channels (ADC_1 through ADC_8), accessible via dedicated pins including PIO1_0 through PIO1_10 and PIO3_5. The ADC supports hardware-triggered burst conversion and threshold comparison for autonomous monitoring.
What package type is used for the LPC1125JBD48/303EL?
The LPC1125JBD48/303EL is supplied in an LQFP48 package: plastic low-profile quad flat package with 48 leads, body dimensions 7 mm × 7 mm × 1.4 mm, and 0.5 mm lead pitch - compatible with standard surface-mount assembly processes and IPC Class 2/3 reliability requirements.
Can the LPC1125JBD48/303EL enter ultra-low-power states?
Yes, the LPC1125JBD48/303EL supports three reduced-power modes: Sleep, Deep-sleep, and Deep power-down. In Deep power-down mode, current consumption drops to sub-μA levels, and the device can be woken by a LOW pulse on PIO1_4 - making it suitable for battery-powered metering and sensor nodes with multi-year runtime.
LPC1125JBD48/303EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC1100
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1125JBD48/303EL FAQ
1.How can I place an order for LPC1125JBD48/303EL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1125JBD48/303EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1125JBD48/303EL reliable?
The price and inventory of LPC1125JBD48/303EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1125JBD48/303EL is usually 5 days.
3.What payment methods are accepted for LPC1125JBD48/303EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1125JBD48/303EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1125JBD48/303EL?
LPC1125JBD48/303EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1125JBD48/303EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1125JBD48/303EL?
For technical support, including LPC1125JBD48/303EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1125JBD48/303EL requirements.
6.How does Aetrix verify that LPC1125JBD48/303EL is sourced from the original manufacturer or authorized distributors?
All LPC1125JBD48/303EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1125JBD48/303EL meets industry standards.
7.What is the process for return or replacement of LPC1125JBD48/303EL?
All LPC1125JBD48/303EL units undergo pre-shipment inspection (PSI). If there is an issue with LPC1125JBD48/303EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1125JBD48/303EL part is unused and in its original packaging.
Return procedure for LPC1125JBD48/303EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1125JBD48/303EL Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
