NXP Semiconductors LPC11C22FBD48/301,
- Part No.:
- LPC11C22FBD48/301,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11C22FBD48/301,.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11C22FBD48/301 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller with integrated high-speed CAN transceiver, 16 kB flash, 8 kB SRAM, and 36 GPIO pins - designed for industrial sensor networks and RS-485/EIA-485-based metering systems requiring embedded CAN connectivity without external transceiver components.
For engineers reviewing the LPC11C22FBD48/301 datasheet, LPC11C22FBD48/301 pinout, LPC11C22FBD48/301 application, or LPC11C22FBD48/301 equivalent, key selection criteria include on-chip C_CAN controller with integrated transceiver (CANH/CANL/STB/VDD_CAN), Fast-mode Plus I²C (1 Mbit/s), UART with RS-485 support, and deep power-down wake-up via dedicated GPIO pins.
Technical Context
The LPC11C22FBD48/301 implements an ARM Cortex-M0 core running at up to 50 MHz with NVIC, Serial Wire Debug, and system tick timer. Its clock system includes a 12 MHz ±1% internal RC oscillator, programmable PLL, and crystal oscillator support (1–25 MHz).
Peripheral integration centers on dual SPI (SSP-capable), one UART with fractional baud rate generation and RS-485 direction control, a 10-bit 8-channel ADC, four general-purpose timers (including 32-bit and 16-bit variants), and a C_CAN controller with on-chip transceiver enabling direct CAN bus connection via CANH, CANL, STB, VCC, and VDD_CAN pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 50 MHz max - delivers deterministic real-time response with Thumb-2 instruction set and low code footprint vs. 8/16-bit alternatives. |
| Memory | 16 kB flash + 8 kB SRAM - sufficient for CANopen stack, sensor fusion algorithms, and firmware updates via ISP/IAP over UART or C_CAN. |
| CAN Interface | Integrated C_CAN controller + high-speed CAN transceiver - eliminates external transceiver BOM, supports ISO 11898-2, and enables silent mode via STB pin. |
| I²C Bus | Fast-mode Plus (1 Mbit/s) with multi-address recognition - allows high-speed sensor communication and bus monitoring without clock stretching limitations. |
| ADC | 10-bit, 8-channel SAR ADC - provides sufficient resolution for analog sensor inputs (e.g., temperature, current, voltage) with multiplexed sampling across GPIO pins. |
| Power Modes | Sleep, Deep-sleep, Deep power-down - Deep power-down draws µA-level current and wakes via 13 configurable GPIO pins including PIO1_4/WAKEUP with 20 ns glitch filter. |
| Package | LQFP48 (7 × 7 × 1.4 mm) - industry-standard footprint compatible with automated assembly and thermal management in industrial enclosures. |
Pinout & Package
48-pin LQFP package (SOT313-2), body size 7 mm × 7 mm × 1.4 mm, with exposed pad not electrically connected. Pin functions include dedicated CANH/CANL/STB/VCC/VDD_CAN terminals, dual SPI interfaces (SPI0/SPI1), UART with RS-485 control (RTS/CTS/DTR/DSR/DCD/RI), and 36 GPIOs distributed across PIO0–PIO3 ports.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / General-purpose I/O | Active-low reset with 20 ns glitch filter; also serves as boot configuration pin during reset sequence. |
| CANH, CANL | CAN bus differential pair | Direct connection to physical CAN bus lines per ISO 11898-2; requires termination resistor externally. |
| STB | CAN transceiver silent mode control | LOW = normal CAN operation; HIGH = silent mode (TX disabled, RX active) for bus diagnostics without interference. |
| VDD_CAN, VCC | CAN transceiver supply rails | VDD_CAN powers I/O level-shifting circuitry; VCC supplies transceiver core - both require local decoupling per datasheet layout guidelines. |
| PIO1_4/WAKEUP | Deep power-down wake-up input | 20 ns glitch-filtered input; must be pulled HIGH to enter Deep power-down, LOW pulse ≥50 ns to exit. |
| PIO0_4/SCL, PIO0_5/SDA | I²C-bus interface | Open-drain pins supporting Fast-mode Plus (1 Mbit/s); high-current sink capability enabled only when Fast-mode Plus selected in IOCONFIG. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip CAN transceiver | Eliminates need for external transceiver IC, reduces BOM count by 1, simplifies PCB layout, and ensures timing alignment between controller and PHY. |
| C_CAN controller with CANopen drivers | Enables immediate deployment of CANopen protocol stack without custom driver development; supports message objects and mailbox-based transmission. |
| RS-485 UART with hardware flow control | Full-duplex UART with RTS/CTS/DTR/DSR/DCD/RI pins enables robust multi-drop industrial communication with automatic direction control. |
| Flash ISP/IAP via C_CAN or UART | Field firmware updates possible over existing CAN or UART infrastructure - no JTAG programmer required for production reprogramming. |
| 12 MHz ±1% internal RC oscillator | Provides accurate clock source for system startup and low-power modes without external crystal, reducing component count and board space. |
Applications
| Industrial Sensor Networks | eMetering |
|---|---|
|
Use Scenario: Distributed environmental sensors (temperature, humidity, pressure) communicating over CAN bus in factory automation or building management systems. IC Role / Device Role / Timing Role: Central node MCU managing sensor data aggregation, CAN message framing, and RS-485 gateway forwarding to SCADA. Use Value: Integrated CAN transceiver reduces node BOM cost by $0.35–$0.50 and eliminates signal integrity risks from external PHY routing. |
Use Scenario: Smart electricity meters with dual communication paths: CAN for local substation coordination and RS-485 for legacy AMR infrastructure. IC Role / Device Role / Timing Role: Primary metering controller executing metrology algorithms, secure firmware updates, and time-synchronized event logging. Use Value: 16 kB flash accommodates DLMS/COSEM stack plus encryption libraries; deep power-down extends battery life in non-cellular deployments. |
| Elevator Control Systems | White Goods Motor Control |
|
Use Scenario: Cabin control unit coordinating floor calls, door status, and safety interlocks using CAN-based elevator group control (EGC) protocol. IC Role / Device Role / Timing Role: Real-time CAN message handler with deterministic interrupt latency (<1 µs) for emergency stop propagation and position synchronization. Use Value: C_CAN controller supports bit-rate up to 1 Mbps and error confinement - critical for functional safety compliance in EN 81-20/50 environments. |
Use Scenario: Washing machine main control board managing motor drive (via PWM outputs), water level sensing (ADC), and user interface (GPIO/UART). IC Role / Device Role / Timing Role: System-on-chip replacing discrete MCU + CAN transceiver + level translators in compact appliance PCBs. Use Value: 36 GPIOs support direct connection to Hall sensors, relays, and display drivers; 10-bit ADC resolves water temperature to ±0.5°C accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11C24FBD48/301 | 32 kB flash (vs. 16 kB), same peripherals and pinout - identical CAN transceiver, timers, ADC, and I/O count. | Required where larger firmware image (e.g., full TCP/IP + CAN bridge) exceeds 16 kB capacity. | Select when future firmware expansion or dual-application partitioning demands >16 kB executable space. |
| STM32F042F4P6 | No integrated CAN transceiver; requires external TJA1050; 16 kB flash, 6 kB RAM, 32-pin LQFP package. | Suitable for cost-sensitive CAN nodes where PCB area allows external transceiver and reduced I/O count is acceptable. | Choose only if CAN traffic volume is low and layout constraints permit added component count and routing complexity. |
Compared with LPC11C24FBD48/301, the LPC11C22FBD48/301 trades flash capacity for lower unit cost while retaining identical CAN functionality and peripheral set; versus STM32F042F4P6, it delivers true single-chip CAN node integration with no external PHY, saving 3.2 mm² PCB area and eliminating signal integrity tuning effort.
Availability
LPC11C22FBD48/301 is available at Aetrix Electronics and suitable for industrial sensor networks, eMetering gateways, and elevator control systems requiring stable component supply and long-term manufacturability.
Supply support for LPC11C22FBD48/301 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and automotive-grade CAN technology.
The LPC11Cx2/Cx4 product line was engineered specifically for cost-sensitive industrial control and metering applications demanding integrated CAN PHY, low-power operation, and rapid time-to-market - prioritizing system-level integration over raw performance.
FAQ
What is the maximum operating frequency of the LPC11C22FBD48/301?
The LPC11C22FBD48/301 operates at a maximum CPU frequency of 50 MHz, achieved via its on-chip PLL driven by either the internal 12 MHz RC oscillator or an external crystal (1–25 MHz). This frequency is fully supported across all operating voltage ranges (1.8 V to 3.6 V) and ambient temperatures (−40 °C to +85 °C) specified in the datasheet.
Does the LPC11C22FBD48/301 require an external CAN transceiver?
No, the LPC11C22FBD48/301 includes a fully integrated high-speed CAN transceiver compliant with ISO 11898-2. It exposes CANH, CANL, STB, VCC, and VDD_CAN pins directly - no external transceiver IC is needed for basic CAN bus connection, reducing bill-of-materials and layout complexity.
How many GPIO pins does the LPC11C22FBD48/301 provide?
The LPC11C22FBD48/301 provides 36 general-purpose I/O pins distributed across PIO0, PIO1, PIO2, and PIO3 ports. These pins support configurable pull-up/pull-down resistors, hysteresis, and multiple alternate functions including UART, SPI, I²C, timers, and ADC inputs - all accessible in the 48-pin LQFP package.
Can the LPC11C22FBD48/301 perform in-system programming (ISP) over CAN?
Yes, the LPC11C22FBD48/301 supports Flash In-System Programming (ISP) via its integrated C_CAN controller. When PIO0_1 and PIO0_3 are held LOW during reset, the on-chip bootloader activates C_CAN-based ISP mode - enabling field firmware updates without UART or debug interface access.
What power-saving modes are available on the LPC11C22FBD48/301?
The LPC11C22FBD48/301 offers three reduced-power modes: Sleep (CPU halted, peripherals active), Deep-sleep (CPU and most clocks stopped, SRAM retained), and Deep power-down (full system shutdown, <1 µA typical current). Wake-up from Deep power-down is supported via 13 GPIO pins, including dedicated PIO1_4/WAKEUP with 20 ns glitch filtering.
LPC11C22FBD48/301, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Cxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- CANbus, I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11C22FBD48/301, FAQ
1.How can I place an order for LPC11C22FBD48/301, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11C22FBD48/301, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11C22FBD48/301, reliable?
The price and inventory of LPC11C22FBD48/301, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11C22FBD48/301, is usually 5 days.
3.What payment methods are accepted for LPC11C22FBD48/301,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11C22FBD48/301, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11C22FBD48/301,?
LPC11C22FBD48/301, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11C22FBD48/301, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11C22FBD48/301,?
For technical support, including LPC11C22FBD48/301, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11C22FBD48/301, requirements.
6.How does Aetrix verify that LPC11C22FBD48/301, is sourced from the original manufacturer or authorized distributors?
All LPC11C22FBD48/301, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11C22FBD48/301, meets industry standards.
7.What is the process for return or replacement of LPC11C22FBD48/301,?
All LPC11C22FBD48/301, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11C22FBD48/301,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11C22FBD48/301, part is unused and in its original packaging.
Return procedure for LPC11C22FBD48/301,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11C22FBD48/301, Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

