My Inquiry
My Account
NXP Semiconductors LPC11E13FBD48/301,
- Part No.:
- LPC11E13FBD48/301,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11E13FBD48/301,.pdf
- Description:
- IC MCU 32BIT 24KB FLASH 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:165
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11E13FBD48/301 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP48 package, operating up to 50 MHz with 24 kB flash, 8 kB SRAM, and 2 kB EEPROM. It integrates a 10-bit ADC (8 channels), dual SSP interfaces, Fast-mode Plus I²C, RS-485-capable USART with smart card support, four timers, and 40 GPIO pins - deployed in industrial control and handheld medical scanners.
For engineers reviewing the LPC11E13FBD48/301 datasheet, LPC11E13FBD48/301 pinout, LPC11E13FBD48/301 application, or LPC11E13FBD48/301 equivalent, key selection criteria include its 24 kB flash / 8 kB SRAM memory partitioning, LQFP48 pin compatibility across LPC11E1x family variants, integrated EEPROM for parameter storage, and dual SSP + FM+ I²C for multi-sensor interfacing in resource-constrained embedded systems.
Technical Context
The LPC11E13FBD48/301 implements an ARM Cortex-M0 core with NVIC supporting 24 vectored interrupts and non-maskable interrupt (NMI) routing from multiple sources. Its clock system combines a 1–25 MHz crystal oscillator, 12 MHz internal RC oscillator, and PLL for CPU operation up to 50 MHz.
Power management includes four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) managed by an integrated PMU, with wake-up via GPIO, watchdog, or dedicated WAKEUP pin (PIO0_16). The boot ROM provides 32-bit integer divide routines and configurable power profiles callable at runtime.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz - enables deterministic real-time execution with Thumb-2 instruction set and low gate count for cost-sensitive designs. |
| Memory | 24 kB flash / 8 kB SRAM / 2 kB EEPROM - supports firmware updates via ISP/IAP, retains calibration data across power cycles without external NV memory. |
| Analog Interface | 10-bit ADC with 8 input channels (AD0–AD7) - provides sufficient resolution for sensor signal acquisition in industrial monitoring and medical diagnostics. |
| Serial Peripherals | 1× FM+ I²C (1 Mbit/s), 1× USART (RS-485/ISO 7816 smart card), 2× SSP - enables simultaneous communication with EEPROMs, displays, modems, and secure peripherals. |
| Timers & GPIO | Four general-purpose timers (two 32-bit, two 16-bit) and 40 GPIO pins with programmable pull-up/down, repeater, and open-drain modes - supports PWM generation, input capture, and flexible peripheral interfacing. |
| Package & Supply | LQFP48 (7 × 7 × 1.4 mm), single 3.3 V supply (1.8–3.6 V), −40 °C to +85 °C - compatible with standard PCB assembly processes and suitable for extended-temperature industrial environments. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 48 leads, body size 7 mm × 7 mm × 1.4 mm (SOT313-2), lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | External reset with 20 ns glitch filter; also selects JTAG vs SWD debug mode during power-up. |
| SWDIO/PIO0_15/AD4/CT32B1_MAT2 | SWD debug I/O / ADC input 4 / timer match output | Shared pin enables in-circuit debugging, analog sensing, and precise timing outputs without additional routing. |
| PIO0_4/SCL & PIO0_5/SDA | I²C-bus clock/data (open-drain) | Fully compliant Fast-mode Plus I²C interface with high-current sink capability when configured - supports multi-master bus topologies up to 1 Mbit/s. |
| PIO0_18/RXD & PIO0_19/TXD | USART receive/transmit | Dedicated UART pins with built-in FIFO and RS-485 driver enable half-duplex industrial bus communication and bootloader entry via UART ISP. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | ADC input 5 / timer match output / deep power-down wake-up | Multi-function pin allows wake-up from Deep power-down mode using a 50 ns LOW pulse - critical for battery-powered sensor nodes requiring ultra-low quiescent current. |
Key Features
| Feature | Design Value |
|---|---|
| Byte-erasable EEPROM | 2 kB on-chip EEPROM supports field-updatable calibration constants and device configuration without external memory or wear-leveling firmware. |
| Programmable power profiles | Pre-compiled power/PLL configurations in boot ROM reduce firmware development time for sleep-mode optimization in portable medical devices. |
| GPIO group interrupts | Two GPIO grouped interrupt modules detect programmable logic patterns across multiple pins - enables efficient keypad scanning or status monitoring with minimal CPU overhead. |
| High-current GPIO drivers | 20 mA source on PIO0_7 and 20 mA sink on true open-drain pins (e.g., PIO0_4/PIO0_5) drive LEDs or small relays directly without external buffers. |
| Windowed Watchdog Timer (WWDT) | Dedicated low-power WDO with windowed timeout prevents runaway code while allowing safe software refresh intervals - essential for safety-critical industrial controllers. |
Applications
| Industrial Sensor Node | Handheld Medical Scanner |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor node transmitting data over RS-485 to a central PLC. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, data formatting, and RS-485 frame transmission using USART with synchronous mode and hardware flow control. Use Value: Integrated 2 kB EEPROM stores calibration coefficients; Deep power-down mode with WAKEUP pin reduces average current to <1 µA between 10-second sampling intervals. | Use Scenario: Portable barcode scanner with OLED display, button interface, and USB-to-serial bridge. IC Role / Device Role / Timing Role: System-on-chip managing scan engine interface, display SPI (via SSP0), touch buttons (GPIO interrupts), and USB-UART bridge (via USART with FIFO). Use Value: 40 GPIO pins support matrix keypad and status LEDs; 10-bit ADC reads battery voltage and ambient light for adaptive display brightness. |
| Consumer Peripheral Hub | Smart Card Reader Module |
Use Scenario: USB-connected multi-interface hub for keyboards, mice, and HID devices in kiosk systems. IC Role / Device Role / Timing Role: Protocol translator between USB host and I²C/SSP peripherals, handling HID report parsing and LED feedback timing. Use Value: Dual SSP controllers manage separate SPI buses for display and touch controller; FM+ I²C supports hot-plug detection of I²C sensors without bus lockup. | Use Scenario: Contact-based smart card reader for access control terminals compliant with ISO 7816-3. IC Role / Device Role / Timing Role: Smart card interface controller providing precise T=0 protocol timing, voltage regulation, and clock generation per ISO standard. Use Value: Built-in USART with asynchronous smart card mode eliminates need for external level shifters; 12 MHz IRC ensures stable card clock independent of crystal stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11E14FBD48/401 | 32 kB flash, 10 kB SRAM, 4 kB EEPROM - +8 kB flash, +2 kB SRAM, +2 kB EEPROM vs. LPC11E13FBD48/301 | Supports larger firmware images (e.g., BLE stack + application), more complex state machines, or extended data logging buffers. | Select when future firmware growth or enhanced data retention is required; pin-compatible and drop-in upgrade path within same LQFP48 footprint. |
| LPC11U13FBD48/201 | Same package and memory (24 kB flash / 8 kB SRAM / 2 kB EEPROM), but adds USB 2.0 device controller and enhanced debug features | Enables direct USB connectivity (e.g., CDC ACM virtual COM port) without external USB-UART bridge IC. | Choose when native USB device functionality is needed; requires minor firmware adaptation due to different peripheral register mapping and USB stack integration. |
Compared with LPC11E14FBD48/401 and LPC11U13FBD48/201, the LPC11E13FBD48/301 delivers optimal balance of cost, memory, and peripheral set for RS-485 sensor nodes and smart card readers where USB or maximum flash headroom is unnecessary.
Availability
LPC11E13FBD48/301 is available at Aetrix Electronics and suitable for industrial control, handheld medical scanners, and consumer peripheral hubs requiring stable component supply, long-term manufacturability, and NXP's qualified automotive-grade process.
Supply support for LPC11E13FBD48/301 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC11E1x product line targets cost-sensitive 32-bit embedded applications replacing legacy 8/16-bit MCUs, emphasizing low power, integrated EEPROM, and robust industrial communication interfaces including RS-485 and Fast-mode Plus I²C.
FAQ
What is the maximum operating frequency of the LPC11E13FBD48/301?
The LPC11E13FBD48/301 operates at a maximum CPU frequency of 50 MHz, achieved using either the internal 12 MHz IRC oscillator with PLL multiplication or an external crystal oscillator (1–25 MHz) fed into the PLL. This frequency is fully supported across the specified industrial temperature range (−40 °C to +85 °C) and 1.8–3.6 V supply voltage.
Does the LPC11E13FBD48/301 support in-system programming (ISP)?
Yes, the LPC11E13FBD48/301 supports In-System Programming (ISP) for both flash and EEPROM memory via its built-in bootloader, accessible through UART (using PIO0_18/RXD and PIO0_19/TXD), I²C, or USB (when paired with external bridge). ISP enables field firmware updates without removing the device from the PCB.
How many analog-to-digital converter (ADC) input channels does the LPC11E13FBD48/301 have?
The LPC11E13FBD48/301 includes a 10-bit successive-approximation ADC with eight multiplexed input channels (AD0 through AD7), mapped to specific GPIO pins including PIO0_11, PIO0_12, PIO0_13, PIO0_14, PIO0_15, PIO0_16, PIO0_22, and PIO0_23. Each channel supports programmable sample rate and burst mode operation.
What debug interfaces are available on the LPC11E13FBD48/301?
The LPC11E13FBD48/301 provides Serial Wire Debug (SWD) as the primary debug interface, accessible via SWDIO (PIO0_15) and SWCLK (PIO0_10). It also supports standard JTAG (TDI, TDO, TMS, TRST, TCK) for boundary scan testing. Both interfaces operate at full speed and are active in all debug-enabled device states.
Is the LPC11E13FBD48/301 pin-compatible with other members of the LPC11E1x family in LQFP48 package?
Yes, the LPC11E13FBD48/301 is pin-compatible with other LQFP48 variants in the LPC11E1x family, including LPC11E12FBD48/201 and LPC11E14FBD48/401. All share identical pin assignments, electrical characteristics, and package dimensions (SOT313-2), enabling hardware reuse across memory-variant SKUs without PCB redesign.
LPC11E13FBD48/301, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Exx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 24KB (24K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11E13FBD48/301, FAQ
1.How can I place an order for LPC11E13FBD48/301, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11E13FBD48/301, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11E13FBD48/301, reliable?
The price and inventory of LPC11E13FBD48/301, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11E13FBD48/301, is usually 5 days.
3.What payment methods are accepted for LPC11E13FBD48/301,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11E13FBD48/301, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11E13FBD48/301,?
LPC11E13FBD48/301, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11E13FBD48/301, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11E13FBD48/301,?
For technical support, including LPC11E13FBD48/301, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11E13FBD48/301, requirements.
6.How does Aetrix verify that LPC11E13FBD48/301, is sourced from the original manufacturer or authorized distributors?
All LPC11E13FBD48/301, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11E13FBD48/301, meets industry standards.
7.What is the process for return or replacement of LPC11E13FBD48/301,?
All LPC11E13FBD48/301, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11E13FBD48/301,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11E13FBD48/301, part is unused and in its original packaging.
Return procedure for LPC11E13FBD48/301,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11E13FBD48/301, Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
