My Inquiry
My Account
NXP Semiconductors LPC11E36FBD64/501E
- Part No.:
- LPC11E36FBD64/501E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11E36FBD64/501E.pdf
- Description:
- LPC11E36 - Cortex-M0+/M0 RISC Mi
- Quantity:
- Payment:
- Shipping:
Inventory:615
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11E36FBD64/501E from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, operating at up to 50 MHz with 96 kB flash, 12 kB SRAM, and 4 kB EEPROM. It integrates a 10-bit ADC (8 channels), one RS-485/UART with smart card support, two SSP interfaces, Fast-mode Plus I²C (1 Mbit/s), four timers, and 54 GPIO pins - deployed in industrial control systems requiring deterministic real-time response and low-power operation.
For engineers reviewing the LPC11E36FBD64/501E datasheet, LPC11E36FBD64/501E pinout, LPC11E36FBD64/501E application, or LPC11E36FBD64/501E equivalent, key selection criteria include its 50 MHz CPU clock, 54 GPIO with interrupt grouping, 4 kB byte-erasable EEPROM, dual SSP for SPI daisy-chaining, and Deep power-down wake-up via dedicated WAKEUP pin.
Technical Context
The LPC11E36FBD64/501E implements an ARM Cortex-M0 core with NVIC supporting 24 vectored interrupts and four priority levels, enabling deterministic real-time task handling. Its memory subsystem includes 96 kB flash organized in 4 kB sectors and 256-byte pages, 12 kB SRAM, and 4 kB EEPROM with on-chip API for byte-level erasure and programming.
Peripheral integration centers on mixed-signal flexibility: the 10-bit ADC multiplexes across eight pins; the USART supports RS-485 half-duplex, ISO 7816-3 smart card mode, and synchronous operation; and two SSP controllers provide FIFO-based multi-protocol SPI communication. Clocking uses a 1–25 MHz crystal oscillator, 12 MHz IRC, and PLL for full-speed CPU operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 50 MHz max - enables deterministic real-time execution with Thumb-2 instruction set and low code footprint vs. 8/16-bit MCUs. |
| Memory | 96 kB flash / 12 kB SRAM / 4 kB EEPROM - supports firmware updates via ISP/IAP, retains critical calibration data across power cycles. |
| ADC | 10-bit, 8-channel - provides sufficient resolution for sensor monitoring in industrial HMI and medical handhelds. |
| Serial Interfaces | 1× USART (RS-485/ISO 7816), 2× SSP, 1× I²C-FM+ (1 Mbit/s) - enables robust fieldbus connectivity, secure peripheral attachment, and high-speed sensor interfacing. |
| GPIO | 54 pins with configurable pull-up/down, repeater, open-drain modes - allows direct interface to switches, LEDs, level-shifted buses, and interrupt-driven event detection. |
| Power Modes | Sleep, Deep-sleep, Power-down, Deep power-down - achieves sub-μA current draw in Deep power-down, with wake-up via GPIO or dedicated WAKEUP pin. |
| Package | LQFP64 (10 × 10 × 1.4 mm, SOT314-2) - provides mechanical stability and thermal performance for industrial PCB layouts with standard reflow profiles. |
Pinout & Package
LQFP64 package (SOT314-2), 10 mm × 10 mm body, 1.4 mm height, 0.5 mm pitch, 64 leads. Pin 1 index located at top-left corner per JEDEC MO-137.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | External reset with 20 ns glitch filter; also selects JTAG/SWD debug mode during boot. |
| XTALIN / XTALOUT | Crytal oscillator inputs | Supports 1–25 MHz external crystal; XTALIN accepts ≤1.8 V input for low-noise clock generation. |
| SWDIO / SWCLK | Serial Wire Debug interface | 2-pin debug interface replacing JTAG for space-constrained designs; enables full flash programming and real-time debugging. |
| PIO0_16/AD5/WAKEUP | Analog input / wake-up trigger | Dual-function pin: serves as ADC channel 5 and dedicated Deep power-down wake-up source with 50 ns pulse detection. |
| TXD / RXD / RTS / CTS | USART signal lines | Full modem handshake support enables reliable RS-485 network termination and flow-controlled serial communication. |
| SCL / SDA | I²C-bus interface | Fast-mode Plus compliant (1 Mbit/s); open-drain with high-current sink when FM+ enabled - drives longer bus traces without external pull-ups. |
| MOSI0 / MISO0 / SCK0 | SSP0 interface | Configurable master/slave SPI interface with FIFO buffering - reduces CPU overhead in sensor data acquisition. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0 + NVIC | 24 vectored interrupts with hardware priority masking - ensures sub-12-cycle latency for time-critical events like motor fault detection. |
| 4 kB EEPROM | Byte-erasable and byte-programmable with on-chip API - stores device-specific calibration constants without requiring external non-volatile memory. |
| Windowed Watchdog Timer | Programmable windowed timeout with dedicated low-power WDO - prevents runaway code while tolerating valid periodic service windows in safety-critical loops. |
| GPIO Group Interrupts | Two modules detect programmable logic patterns across groups of pins - enables efficient keypad scanning or multi-sensor status aggregation without polling. |
| Power Management Unit | Four reduced-power modes with wake-up sources including GPIO, watchdog, and dedicated WAKEUP pin - extends battery life in portable medical scanners. |
Applications
| Industrial Control Panel | Handheld Medical Scanner |
|---|---|
Use Scenario: Local HMI for PLC-connected machinery with pushbuttons, LED indicators, and analog sensor readouts. IC Role / Device Role / Timing Role: Main controller executing real-time state machine, reading 10-bit ADC values from temperature/pressure sensors, driving GPIOs for visual feedback, and communicating via RS-485 to central controller. Use Value: 54 GPIO pins enable direct connection to 20+ buttons and LEDs; 4 kB EEPROM stores calibration offsets per sensor; Deep-sleep mode reduces standby power to <10 μA. | Use Scenario: Portable barcode or RFID scanner used in hospital inventory tracking, powered by coin-cell or rechargeable Li-ion battery. IC Role / Device Role / Timing Role: System-on-chip managing optical sensor interface, button debouncing, display backlight control, and Bluetooth UART bridging via USART. Use Value: 50 MHz Cortex-M0 processes image capture triggers within 200 μs; Deep power-down draws 1.2 μA; WAKEUP pin allows instant resume from button press. |
| Consumer Peripheral Hub | Smart Energy Meter Interface |
Use Scenario: USB-to-serial bridge adapter aggregating multiple legacy RS-232/485 devices into a single USB host connection. IC Role / Device Role / Timing Role: Protocol translator running custom firmware that maps USB CDC ACM requests to USART framing, manages SSP-connected level shifters, and handles I²C EEPROM for device ID storage. Use Value: Single-chip solution eliminates external UART ICs; 96 kB flash accommodates dual firmware images for fail-safe updates; I²C-FM+ supports hot-plug detection. | Use Scenario: Tamper-resistant interface module between utility meter ASIC and external communication module (PLC/GPRS). IC Role / Device Role / Timing Role: Secure gateway performing AES-128 encryption of metering data, validating firmware signatures, and isolating communication peripherals using GPIO-controlled power switches. Use Value: On-chip ROM contains trusted boot loader and crypto routines; 4 kB EEPROM stores unique device keys; GPIO group interrupts detect physical tamper switches in <100 ns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U37FBD64/501 | Same package and pinout; adds USB 2.0 device controller and enhanced bootloader; flash increased to 128 kB. | Better suited for USB-connected peripherals; requires USB PHY and layout considerations not needed for LPC11E36FBD64/501. | Select when native USB device functionality is required and board layout can accommodate USB routing and ESD protection. |
| STM32F072RBT6 | LQFP64, Cortex-M0+, 48 MHz, 128 kB flash, 16 kB SRAM, no on-chip EEPROM; USB 2.0 FS device, 12-bit ADC (16 ch). | Lacks integrated EEPROM - requires external I²C EEPROM for persistent data; higher ADC resolution but no RS-485 transceiver support in silicon. | Choose when USB host/device capability and higher ADC precision outweigh need for embedded EEPROM and RS-485 hardware support. |
Compared with LPC11U37FBD64/501 and STM32F072RBT6, the LPC11E36FBD64/501 offers unique value in cost-sensitive industrial designs requiring on-chip EEPROM, RS-485-ready USART, and minimal BOM count - without USB complexity or external non-volatile memory.
Availability
LPC11E36FBD64/501E is available at Aetrix Electronics and suitable for industrial control panels, handheld medical scanners, and consumer peripheral hubs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC11E36FBD64/501E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11E3x product line was designed specifically for cost-sensitive, low-power embedded applications replacing legacy 8/16-bit MCUs - emphasizing fast interrupt response, integrated EEPROM, and robust industrial serial interfaces.
FAQ
What is the maximum operating frequency of the LPC11E36FBD64/501E?
The LPC11E36FBD64/501E operates at a maximum CPU frequency of 50 MHz, achieved using either the internal 12 MHz IRC oscillator with PLL multiplication or an external 1–25 MHz crystal oscillator. This frequency is fully supported across the specified industrial temperature range (−40 °C to +85 °C) and 1.8–3.6 V supply voltage.
Does the LPC11E36FBD64/501E include on-chip EEPROM, and what are its write characteristics?
Yes, the LPC11E36FBD64/501E integrates 4 kB of on-chip EEPROM that is byte-erasable and byte-programmable. It uses an on-chip API accessible via IAP calls, supports 100,000 write/erase cycles, and retains data for 20 years at 85 °C. No external high-voltage programming is required.
How many GPIO pins does the LPC11E36FBD64/501E support, and what advanced I/O features are available?
The LPC11E36FBD64/501E provides up to 54 general-purpose I/O pins in the LQFP64 package. Each pin supports configurable pull-up/pull-down resistors, repeater mode, and true open-drain operation. Eight pins can serve as edge- or level-sensitive interrupt sources, and two GPIO group interrupt modules allow pattern-matching across pin groups.
What serial communication interfaces are integrated into the LPC11E36FBD64/501E?
The LPC11E36FBD64/501E integrates one USART supporting RS-485/EIA-485, ISO 7816-3 smart card mode, and synchronous operation; two SSP controllers compatible with SPI, Microwire, and TI SSI protocols; and one Fast-mode Plus I²C-bus interface capable of 1 Mbit/s data rates with multi-address recognition.
What power-saving modes does the LPC11E36FBD64/501E support, and how is wake-up handled from Deep power-down?
The LPC11E36FBD64/501E supports Sleep, Deep-sleep, Power-down, and Deep power-down modes. In Deep power-down, current drops to 1.2 μA. Wake-up is performed exclusively via the dedicated WAKEUP pin (PIO0_16), which detects a LOW-going pulse as short as 50 ns - no other pin or peripheral can exit this mode.
LPC11E36FBD64/501E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11E3x
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11E36FBD64/501E FAQ
1.How can I place an order for LPC11E36FBD64/501E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11E36FBD64/501E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11E36FBD64/501E reliable?
The price and inventory of LPC11E36FBD64/501E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11E36FBD64/501E is usually 5 days.
3.What payment methods are accepted for LPC11E36FBD64/501E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11E36FBD64/501E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11E36FBD64/501E?
LPC11E36FBD64/501E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11E36FBD64/501E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11E36FBD64/501E?
For technical support, including LPC11E36FBD64/501E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11E36FBD64/501E requirements.
6.How does Aetrix verify that LPC11E36FBD64/501E is sourced from the original manufacturer or authorized distributors?
All LPC11E36FBD64/501E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11E36FBD64/501E meets industry standards.
7.What is the process for return or replacement of LPC11E36FBD64/501E?
All LPC11E36FBD64/501E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11E36FBD64/501E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11E36FBD64/501E part is unused and in its original packaging.
Return procedure for LPC11E36FBD64/501E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11E36FBD64/501E Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
