NXP Semiconductors LPC11E37FBD64/501E
- Part No.:
- LPC11E37FBD64/501E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11E37FBD64/501E.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,361
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11E37FBD64/501 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, operating at up to 50 MHz CPU frequency with 128 kB flash, 12 kB SRAM, and 4 kB EEPROM. It integrates a 10-bit ADC (8 channels), one RS-485/UART USART with smart card support, two SSP interfaces, one Fast-mode Plus I²C-bus (1 Mbit/s), four general-purpose timers, and up to 54 GPIO pins. It targets industrial control and medical devices requiring low-power, deterministic real-time operation.
For engineers reviewing the LPC11E37FBD64/501 datasheet, LPC11E37FBD64/501 pinout, LPC11E37FBD64/501 application, or LPC11E37FBD64/501 equivalent, key selection criteria include its 50 MHz Cortex-M0 core, 54 GPIO count with configurable pull-up/pull-down and interrupt capability, 128 kB flash for firmware scalability, 4 kB byte-erasable EEPROM for nonvolatile data logging, and RS-485/USART with synchronous mode for robust industrial communication.
Technical Context
The LPC11E37FBD64/501 implements an ARM Cortex-M0 core with NVIC and NMI support, enabling efficient interrupt handling in resource-constrained embedded systems. Its clock system combines a 1–25 MHz crystal oscillator, 12 MHz internal RC oscillator, and PLL for flexible frequency scaling up to 50 MHz.
Power management includes four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) controlled by an integrated PMU, with wake-up via GPIO, watchdog, or dedicated WAKEUP pin. Brownout detection offers four programmable thresholds for reliable operation across 1.8 V–3.6 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC architecture optimized for deterministic real-time response and code density in 8/16-bit replacement applications. |
| Max CPU Frequency | 50 MHz - enables high-throughput peripheral handling and fast ISR execution without external clock multiplication complexity. |
| Flash Memory | 128 kB - supports large firmware images, bootloader + application separation, and field-upgradable features without external storage. |
| EEPROM | 4 kB, byte-erasable and byte-programmable - provides reliable nonvolatile parameter storage with wear leveling and no block erase overhead. |
| ADC | 10-bit, 8-channel - delivers sufficient resolution for sensor interfacing (e.g., temperature, pressure) with multiplexed analog inputs on dedicated GPIO pins. |
| I²C Interface | Fast-mode Plus compliant, 1 Mbit/s - ensures compatibility with modern I²C peripherals while supporting multi-master arbitration and monitor mode. |
| GPIO Count | 54 pins - allows extensive peripheral expansion, parallel bus emulation, and multi-sensor connectivity in compact industrial designs. |
Pinout & Package
Package: LQFP64 (plastic low profile quad flat package; 64 leads; body 10 × 10 × 1.4 mm; SOT314-2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | Active-low external reset with 20 ns glitch filter; also selects JTAG vs SWD debug interface during boot. |
| SWDIO/PIO0_15/AD4/CT32B1_MAT2 | Debug I/O / ADC input / Timer match output | Primary debug interface pin supporting Serial Wire Debug; doubles as ADC channel 4 and 32-bit timer 1 match output 2. |
| PIO0_18/RXD/CT32B0_MAT0 | USART receive / Timer match output | Primary UART RX line with built-in hardware flow control support; also serves as match output for 32-bit timer 0. |
| PIO0_19/TXD/CT32B0_MAT1 | USART transmit / Timer match output | Primary UART TX line supporting RS-485 half-duplex and smart card ISO 7816-3 modes; also used for timer 0 match output 1. |
| PIO0_4/SCL/IOH_2 | I²C clock / I/O Handler signal | Open-drain I²C clock line with high-current sink capability when Fast-mode Plus is enabled; IOH_2 only on LPC11E37HFBD64/401 variant. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | ADC input / Timer match / Deep power-down wake | Dual-function pin: ADC channel 5, timer 1 match output 3, and dedicated wake-up trigger for Deep power-down mode with 50 ns pulse sensitivity. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0 with NVIC | Hardware-based nested vectored interrupt controller reduces ISR latency and simplifies priority management for time-critical tasks. |
| Programmable Windowed Watchdog (WWDT) | Prevents runaway code with windowed timeout enforcement and dedicated low-power watchdog oscillator for fail-safe operation. |
| In-Application Programming (IAP) | Enables firmware updates over serial interface without external programmer, supporting field upgrades and secure bootloader implementation. |
| High-current GPIO drivers | 20 mA source/sink capability on select pins eliminates need for external buffer transistors in LED or relay drive applications. |
| Four reduced-power modes | Deep power-down mode draws <1 μA, enabling battery-powered operation for years in sensor nodes and portable medical devices. |
Applications
| Industrial Control | Medical Devices |
|---|---|
Use Scenario: Programmable logic controller (PLC) I/O module with RS-485 fieldbus connectivity and analog sensor acquisition. IC Role / Device Role / Timing Role: Main system controller executing ladder logic, managing serial fieldbus communication, and sampling 10-bit analog inputs from temperature/pressure sensors. Use Value: 54 GPIO enable direct connection to discrete I/O points; 128 kB flash accommodates complex control algorithms; RS-485 USART ensures noise-immune long-distance communication. | Use Scenario: Portable blood glucose meter with LCD display, button interface, and electrochemical sensor signal conditioning. IC Role / Device Role / Timing Role: System-on-chip managing sensor excitation, ADC conversion, data processing, user interface, and USB/UART data export. Use Value: 4 kB EEPROM stores calibration coefficients and usage history; 10-bit ADC meets ISO 15197 accuracy requirements; low-power modes extend single-battery life beyond 1,000 measurements. |
| Consumer Peripherals | Handheld Scanners |
Use Scenario: Smart home hub integrating Zigbee/Z-Wave radio coexistence, local sensor fusion, and cloud connectivity via UART-to-WiFi bridge. IC Role / Device Role / Timing Role: Central coordinator managing multiple wireless stacks, aggregating environmental data, and buffering telemetry before transmission. Use Value: Two SSP interfaces allow simultaneous SPI connections to radio modules; 12 kB SRAM supports packet buffering and protocol stack memory; 50 MHz core handles concurrent task scheduling. | Use Scenario: Barcode scanner with laser diode driver, photodiode amplifier, and Bluetooth LE interface for mobile pairing. IC Role / Device Role / Timing Role: Real-time decoder engine capturing scan lines via GPIO-timed capture, performing CRC validation, and formatting payloads for BLE UART service. Use Value: Four general-purpose timers provide precise timing for laser pulsing and photodiode sampling; 54 GPIO support direct connection to status LEDs and trigger buttons; 128 kB flash hosts firmware plus font tables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U37FBD64/401 | Includes USB 2.0 device controller and enhanced ROM-based USB stack; same 128 kB flash, 12 kB SRAM, 4 kB EEPROM, and 54 GPIO. | Required where native USB device functionality (e.g., HID, CDC) replaces UART-to-USB bridges in end products. | Select when USB connectivity is mandatory and board layout can accommodate identical LQFP64 footprint. |
| LPC1343FBD48/01 | ARM Cortex-M3 core, 72 MHz max, 32 kB flash, 8 kB SRAM, no EEPROM; LQFP48 package with 40 GPIO. | Suitable for higher-performance control loops but lacks EEPROM and has lower memory density; requires PCB redesign due to smaller package and fewer pins. | Choose only if Cortex-M3 instruction set advantages (e.g., bit-band, unaligned access) outweigh loss of EEPROM and reduced I/O count. |
Compared with LPC11U37FBD64/401, the LPC11E37FBD64/501 trades USB capability for cost-sensitive industrial applications needing EEPROM persistence; versus LPC1343FBD48/01, it prioritizes memory size and peripheral richness over raw CPU speed and M3-specific features.
Availability
LPC11E37FBD64/501 is available at Aetrix Electronics and suitable for industrial control, medical devices, and consumer peripherals requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature ranges (−40 °C to +85 °C).
Supply support for LPC11E37FBD64/501 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC11E3x product line delivers energy-efficient, cost-optimized ARM Cortex-M0 microcontrollers targeting 8/16-bit MCU replacement in space- and power-constrained embedded systems.
FAQ
What is the maximum operating frequency of the LPC11E37FBD64/501?
The LPC11E37FBD64/501 operates at a maximum CPU frequency of 50 MHz. This is achieved using either the internal 12 MHz IRC oscillator with PLL multiplication or an external crystal oscillator (1–25 MHz) fed into the PLL. The 50 MHz clock drives both the core and all APB peripherals, ensuring deterministic timing for real-time control tasks in the LPC11E37FBD64/501.
Does the LPC11E37FBD64/501 include EEPROM, and what are its programming characteristics?
Yes, the LPC11E37FBD64/501 integrates 4 kB of on-chip EEPROM that is byte-erasable and byte-programmable. It includes on-chip API support for simplified firmware integration, eliminating the need for external EEPROM chips. The EEPROM retains data across power cycles and supports up to 100,000 write/erase cycles, making it suitable for storing calibration data, device configuration, or usage logs in the LPC11E37FBD64/501.
How many GPIO pins does the LPC11E37FBD64/501 support, and what advanced I/O features are available?
The LPC11E37FBD64/501 supports up to 54 general-purpose I/O pins in its LQFP64 package. Each pin offers configurable pull-up/pull-down resistors, repeater mode, and open-drain capability. Up to 8 pins can serve as edge- or level-sensitive interrupt sources, and two GPIO grouped interrupt modules allow pattern-matching interrupts. High-current drivers (20 mA source/sink) are available on specific pins for direct LED or relay control in the LPC11E37FBD64/501.
What communication interfaces are integrated into the LPC11E37FBD64/501?
The LPC11E37FBD64/501 integrates one RS-485/EIA-485 USART with smart card (ISO 7816-3) and synchronous mode support, two SSP controllers (SPI/SSI compatible), and one Fast-mode Plus I²C-bus interface (1 Mbit/s). These interfaces enable robust industrial networking, sensor array expansion, and communication with legacy and modern peripherals without external level shifters or protocol translators in the LPC11E37FBD64/501.
What low-power modes does the LPC11E37FBD64/501 support, and how is wake-up managed?
The LPC11E37FBD64/501 supports four reduced-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. Wake-up from Sleep and Deep-sleep occurs via reset, selectable GPIO pins, or watchdog interrupt. From Power-down mode, wake-up uses the same sources. For Deep power-down, only the dedicated WAKEUP pin (PIO0_16) triggers exit - a 50 ns LOW pulse wakes the device, enabling ultra-low standby current (<1 μA) in battery-powered applications using the LPC11E37FBD64/501.
LPC11E37FBD64/501E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11E3x
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11E37FBD64/501E FAQ
1.How can I place an order for LPC11E37FBD64/501E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11E37FBD64/501E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11E37FBD64/501E reliable?
The price and inventory of LPC11E37FBD64/501E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11E37FBD64/501E is usually 5 days.
3.What payment methods are accepted for LPC11E37FBD64/501E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11E37FBD64/501E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11E37FBD64/501E?
LPC11E37FBD64/501E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11E37FBD64/501E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11E37FBD64/501E?
For technical support, including LPC11E37FBD64/501E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11E37FBD64/501E requirements.
6.How does Aetrix verify that LPC11E37FBD64/501E is sourced from the original manufacturer or authorized distributors?
All LPC11E37FBD64/501E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11E37FBD64/501E meets industry standards.
7.What is the process for return or replacement of LPC11E37FBD64/501E?
All LPC11E37FBD64/501E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11E37FBD64/501E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11E37FBD64/501E part is unused and in its original packaging.
Return procedure for LPC11E37FBD64/501E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11E37FBD64/501E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

