NXP Semiconductors LPC11E67JBD100E
- Part No.:
- LPC11E67JBD100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC11E67JBD100E.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11E67JBD100E from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 128 KB flash, 4 KB EEPROM, 20 KB SRAM, one 12-bit ADC with 12 input channels, and up to 80 GPIO pins. It targets embedded control in resource-constrained industrial and consumer systems requiring integrated analog sensing, multi-protocol serial connectivity, and low-power operation.
For engineers reviewing the LPC11E67JBD100E datasheet, LPC11E67JBD100E pinout, LPC11E67JBD100E application, or LPC11E67JBD100E equivalent, key selection criteria include its LQFP100 package with full USART4 support, 12-channel ADC capability, dual I²C interfaces (one Fast-mode Plus), and deep power-down wake-up via PIO0_16 - critical for battery-powered telemetry and metering designs.
Technical Context
The LPC11E67JBD100E implements an ARM Cortex-M0+ core with a two-stage pipeline, single-cycle I/O access, and integrated NVIC for deterministic interrupt handling. Its AHB multilayer matrix enables concurrent peripheral access without bus contention, while the Micro Trace Buffer (MTB) supports real-time instruction trace in debug sessions.
Peripheral architecture includes a configurable PWM/timer subsystem (SCTimer/PWM + standard timers), hardware CRC engine, DMA controller with 16 channels, and clock generation with PLL, IRC, and dedicated RTC oscillator. The device supports five USARTs (including RS-485 mode), two SSP controllers, and two I²C-bus interfaces - one with Fast-mode Plus open-drain drivers on dedicated pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, up to 50 MHz - delivers deterministic real-time control with low gate count and energy efficiency. |
| Memory | 128 KB flash / 4 KB EEPROM / 20 KB SRAM - supports firmware updates in-application (IAP), persistent configuration storage, and real-time data buffering. |
| ADC | 12-bit, 12-channel, up to 2 Msamples/s - enables high-resolution sensor acquisition (e.g., temperature, voltage, current) with dual independent conversion sequences. |
| GPIO | Up to 80 pins with programmable pull-up/down, open-drain, glitch filter, and pin-interrupt/pattern-match engine - simplifies interface to switches, LEDs, encoders, and legacy peripherals. |
| Serial Interfaces | 5 × USART (4 with shared fractional baud generator, RS-485 mode), 2 × I²C (1 × Fast-mode Plus), 2 × SSP - provides flexible wired communication for industrial networks, displays, and sensors. |
| Power Range | 2.4 V to 3.6 V supply, −40 °C to +105 °C operation - suitable for extended-temperature industrial environments with single-rail power design. |
| Package | LQFP100 (14 × 14 × 1.4 mm) - offers maximum peripheral pinout density and thermal performance for complex I/O routing. |
Pinout & Package
Package: LQFP100 (plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm; SOT407-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low external reset with 20 ns glitch filter; also serves as debug select (HIGH = SWD, LOW = JTAG); usable as GPIO if reset not required. |
| VDD / VSS | Power supply / Ground | Multiple VDD (pins 8, 10, 17, 34, 59, 60, 97, 99) and VSS (pins 3, 5, 7, 47, 57, 75, 88, 96) pins ensure stable core/peripheral rail distribution and low-impedance return paths. |
| PIO0_16/WAKEUP | GPIO / Deep power-down wake-up | Dual-function pin: general-purpose I/O with 20 ns glitch filter; asserted LOW wakes device from Deep power-down mode - essential for ultra-low-power sensor nodes. |
| ADC_0–ADC_11 | Analog inputs | 12 dedicated ADC channel inputs (e.g., ADC_0 on PIO1_9, ADC_11 on PIO0_22) - enable simultaneous multi-sensor monitoring without external multiplexers. |
| USART0–USART4 TX/RX | Serial data I/O | Full-duplex UART/USART signals across multiple ports; USART4 available only on LQFP100 (e.g., U4_TXD on PIO2_12) - expands connectivity for multi-interface gateways. |
| I2C0_SCL/SDA | I²C Fast-mode Plus interface | Open-drain pins with high-current sink capability when Fast-mode Plus enabled - supports 1 Mbps operation and direct connection to legacy I²C buses without level shifters. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0+ with MTB | Enables real-time instruction trace debugging without external probes - reduces development time for timing-critical firmware. |
| Configurable SCTimer/PWM | State-configurable timer with up to 19 PWM outputs and 6 independent time bases - supports complex motor control waveforms and LED dimming patterns in a single peripheral. |
| Hardware CRC engine | Accelerates checksum calculation for firmware integrity verification and communication packet validation - offloads CPU and improves system security robustness. |
| Dual-domain RTC with VBAT | Real-time clock operates in always-on power domain with separate VBAT pin (pin 47) - maintains accurate timekeeping during main power loss for data logging and scheduling. |
| Programmable watchdog oscillator | Independent 9.4 kHz–2.3 MHz oscillator feeds WWDT - ensures reliable system recovery even if main clock fails, without external components. |
Applications
| Three-phase e-meter | Medical monitor |
|---|---|
Use Scenario: High-accuracy energy measurement in utility-grade meters with harmonic analysis and tamper detection. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling synchronization, metrology calculations, secure data storage in EEPROM, and DLMS/COSEM protocol over RS-485 (via USART0/1). Use Value: 12-channel 12-bit ADC with 2 Msamples/s supports simultaneous voltage/current sampling across all three phases; 50 MHz CPU handles FFT-based harmonic analysis in real time. | Use Scenario: Portable patient vital sign monitor acquiring ECG, SpO₂, and temperature with local display and Bluetooth gateway interface. IC Role / Device Role / Timing Role: Central MCU interfacing analog front-end sensors, driving OLED display via SPI (SSP0), and managing BLE UART bridge (USART2/3). Use Value: Integrated temperature sensor and 12-bit ADC eliminate external components; deep power-down mode with PIO0_16 wake-up extends battery life beyond 72 hours. |
| GPS tracker | Car radio |
Use Scenario: Compact vehicle tracking unit with GNSS receiver, cellular modem, and motion-triggered wake-up. IC Role / Device Role / Timing Role: Host controller managing GPS NMEA parsing (USART4), modem AT command interface (USART1), accelerometer interrupt handling (PIO0_16), and power sequencing. Use Value: Five USARTs allow concurrent GNSS, modem, CAN diagnostics, and debug interfaces; 80 GPIO support direct button/keypad matrix and LED indicators. | Use Scenario: Entry-level automotive infotainment head unit with AM/FM tuner, USB audio, and steering wheel controls. IC Role / Device Role / Timing Role: Subsystem controller handling I²C-based tuner IC configuration, USB device enumeration (via external PHY), and rotary encoder input decoding. Use Value: Two I²C interfaces (one Fast-mode Plus) support tuner + display driver simultaneously; 105 °C rating ensures reliability in dashboard-mounted applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U68JBD100 | Same package and pinout; adds USB 2.0 device controller and enhanced ROM API (USB stack, HID, MSC), but reduces flash to 128 KB and removes EEPROM. | Better suited for USB-connected peripherals (e.g., HID devices, USB audio adapters); lacks non-volatile parameter storage without external EEPROM. | Select LPC11U68JBD100 when USB device functionality is mandatory and EEPROM is not required. |
| LPC1343FBD48 | ARM Cortex-M3 core, 72 MHz, 32 KB flash, 8 KB SRAM, LQFP48 package; no EEPROM, no SCTimer, only 1 USART, 8-channel ADC. | Lower peripheral integration and I/O count; suitable for simpler control tasks where M3 performance is needed but advanced timers/ADC are unnecessary. | Choose LPC1343FBD48 only for cost-sensitive, low-I/O designs where M3 instruction set compatibility is prioritized over analog/motor control features. |
Compared with LPC11U68JBD100, LPC11E67JBD100E provides EEPROM for calibration data retention and SCTimer for advanced waveform generation, while LPC1343FBD48 trades peripheral richness for raw M3 performance in a smaller footprint - making LPC11E67JBD100E optimal for mixed-signal, multi-protocol embedded systems needing long-term data persistence and precise timing.
Availability
LPC11E67JBD100E is available at Aetrix Electronics and suitable for three-phase e-meters, medical monitors, GPS trackers, car radios, and gaming accessories requiring stable component supply and extended-temperature operation.
Supply support for LPC11E67JBD100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC11E6x product line is designed for cost-sensitive, low-power embedded control applications demanding rich analog integration, multi-protocol serial connectivity, and robust real-time performance in extended temperature ranges.
FAQ
What is the maximum operating frequency of the LPC11E67JBD100E?
The LPC11E67JBD100E operates at a maximum CPU frequency of 50 MHz using its internal PLL, enabling real-time processing of sensor data, communication protocols, and control algorithms without external high-frequency crystals. This frequency is fully supported across the specified −40 °C to +105 °C temperature range and 2.4 V–3.6 V supply voltage.
Does the LPC11E67JBD100E include on-chip EEPROM, and what is its capacity?
Yes, the LPC11E67JBD100E integrates 4 KB of on-chip EEPROM, accessible via dedicated EEPROM controller and supporting byte/word read/write operations. This memory retains calibration data, device configuration, and usage logs across power cycles - eliminating the need for external non-volatile storage in applications like smart meters and portable medical devices.
How many USART interfaces does the LPC11E67JBD100E support, and which ones are available on the LQFP100 package?
The LPC11E67JBD100E supports five USART interfaces (USART0 through USART4), and all five are physically available on the LQFP100 package. USART4 pins (U4_TXD, U4_RXD, U4_CTS, U4_RTS, U4_SCLK) are assigned to PIO2_10 through PIO2_14 - a key differentiator versus LQFP48/LQFP64 variants, enabling true five-port serial gateway functionality.
What ADC resolution and channel count does the LPC11E67JBD100E provide?
The LPC11E67JBD100E features a single 12-bit successive-approximation ADC with up to 12 input channels (ADC_0 through ADC_11), supporting sample rates up to 2 Msamples/s. It includes two independent conversion sequences and multiple trigger sources (timer, software, external event), allowing synchronized multi-channel acquisition for applications such as three-phase power monitoring and biomedical signal conditioning.
Is the LPC11E67JBD100E compatible with SWD debugging, and what pins are required?
Yes, the LPC11E67JBD100E supports Serial Wire Debug (SWD) using SWDIO (PIO0_15, pin 81) and SWCLK (PIO0_10, pin 60), both located on the LQFP100 package. These pins are enabled by default at reset and require no configuration to enter debug mode - enabling seamless firmware development and field diagnostics with standard ARM-compliant debug probes.
LPC11E67JBD100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC11Exx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11E67JBD100E FAQ
1.How can I place an order for LPC11E67JBD100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11E67JBD100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11E67JBD100E reliable?
The price and inventory of LPC11E67JBD100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11E67JBD100E is usually 5 days.
3.What payment methods are accepted for LPC11E67JBD100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11E67JBD100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11E67JBD100E?
LPC11E67JBD100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11E67JBD100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11E67JBD100E?
For technical support, including LPC11E67JBD100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11E67JBD100E requirements.
6.How does Aetrix verify that LPC11E67JBD100E is sourced from the original manufacturer or authorized distributors?
All LPC11E67JBD100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11E67JBD100E meets industry standards.
7.What is the process for return or replacement of LPC11E67JBD100E?
All LPC11E67JBD100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11E67JBD100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11E67JBD100E part is unused and in its original packaging.
Return procedure for LPC11E67JBD100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11E67JBD100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

