My Inquiry
My Account
NXP Semiconductors LPC11E67JBD48K
- Part No.:
- LPC11E67JBD48K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11E67JBD48K.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11E67JBD48K from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 128 KB flash, 20 KB SRAM, and 4 KB EEPROM. It integrates a 12-bit ADC with 8 input channels, five USARTs (four with DMA), two I²C interfaces (one Fast-mode Plus), two SSP controllers, and a configurable PWM/timer subsystem with six timers. It targets embedded control in automotive and industrial sensor nodes.
For engineers reviewing the LPC11E67JBD48K datasheet, LPC11E67JBD48K pinout, LPC11E67JBD48K application, or LPC11E67JBD48K equivalent, this page delivers verified technical context, package-specific pin functions, real-world use cases, and validated alternative options for design-in and supply continuity planning.
Technical Context
The LPC11E67JBD48K implements an ARM Cortex-M0+ core with a two-stage pipeline, single-cycle I/O access, and integrated NVIC for deterministic interrupt handling. Its AHB multilayer matrix enables concurrent peripheral access without bus contention.
Peripheral architecture includes a dedicated DMA engine with 16 channels, a CRC engine for data integrity, and a dual-state-configurable timer (SCTimer/PWM) supporting up to 19 PWM outputs across six independent time bases - all mapped to its LQFP48 package's 36 GPIO pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, r0p1 revision, 50 MHz max operation with single-cycle multiplier and fast I/O port access. |
| Memory | 128 KB on-chip flash (page-erasable), 20 KB SRAM (32 KB main + two 2 KB blocks), 4 KB EEPROM for nonvolatile parameter storage. |
| Analog | 12-bit ADC with 8 input channels, 2 Msamples/s max sample rate, dual independent conversion sequences, and internal temperature sensor. |
| Serial Interfaces | Four USARTs (all with DMA, synchronous/RS-485 modes), two I²C-bus interfaces (I²C0 supports Fast-mode Plus), two SSP controllers. |
| Timers & PWM | Six configurable timers: two 16-bit, two 32-bit standard counters, and two State-Configurable Timers (SCTimer/PWM) delivering up to 19 PWM outputs. |
| Power & Environment | Single 2.4 V–3.6 V supply; separate VBAT for RTC; operating range −40 °C to +105 °C; Deep power-down mode with wake-up via PIO0_16. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 7 mm × 7 mm × 1.4 mm body, 48 leads, lead pitch 0.5 mm. Pin 1 index marked by corner notch or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RTCXOUT | 32 kHz oscillator output for RTC domain; requires external crystal connected between Pins 1 and 48. |
| 3 | RESET/PIO0_0 | Active-low reset input with 20 ns glitch filter; also serves as debug select (LOW = JTAG, HIGH = SWD). |
| 6–7 | PIO2_0/XTALIN, PIO2_1/XTALOUT | Crystal oscillator interface for main system clock (1–25 MHz); shared with GPIO functionality when unused. |
| 28 | SWCLK/PIO0_10 | Serial Wire Clock input for SWD debug interface; default enabled; multiplexed with GPIO and SSP0_SCK. |
| 37 | SWDIO/PIO0_15 | Serial Wire Debug I/O bidirectional signal; default enabled; supports debug communication and GPIO use. |
| 38 | PIO0_16/WAKEUP | Dedicated Deep power-down wake-up pin with 20 ns glitch filter; must be pulled HIGH before entering deep sleep. |
| 40–41 | VDDA, VSSA | Analog power and ground rails for ADC and internal reference; require local decoupling for noise-sensitive analog operation. |
| 47 | VBAT | Separate battery supply for RTC backup domain; maintains RTC and 32 kHz oscillator during main power loss. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0+ Core | Energy-efficient 32-bit processor with nested vectored interrupt controller (NVIC), enabling deterministic real-time response in resource-constrained systems. |
| ROM API Support | On-chip boot loader, USART/I²C/SSP drivers, Flash IAP/ISP, and integer division routines reduce firmware development time and memory footprint. |
| High-Speed GPIO | Up to 36 GPIO pins with programmable pull-up/pull-down, open-drain mode, input inverters, and digital filters - optimized for robust industrial I/O interfacing. |
| Configurable SCTimer/PWM | Two state-configurable timers deliver up to 19 PWM outputs with six independent time bases, enabling complex motor control or LED dimming without CPU overhead. |
| Integrated Power Management | Four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with wake-up on GPIO, USART activity, or RTC alarm - critical for battery-powered applications. |
Applications
| Medical Monitor | Car Radio |
|---|---|
Use Scenario: Portable patient vital sign monitor collecting ECG, temperature, and SpO₂ data with local display and Bluetooth upload. IC Role / Device Role / Timing Role: Central MCU managing analog front-end sampling, real-time display refresh, serial comms to BLE module, and low-power sleep scheduling. Use Value: 12-bit ADC with 8 channels and 2 Msamples/s supports simultaneous multi-sensor acquisition; 4 KB EEPROM stores calibration coefficients; Deep power-down extends battery life. | Use Scenario: Entry-level automotive infotainment head unit with AM/FM tuner, USB audio playback, and CAN bus integration. IC Role / Device Role / Timing Role: Subsystem controller handling button inputs, display backlight PWM, audio codec interface, and CAN message filtering. Use Value: Six PWM outputs drive RGB LED backlight and status indicators; four USARTs manage tuner, USB bridge, and CAN transceiver; −40 °C to +105 °C rating ensures under-dash reliability. |
| GPS Tracker | Three-Phase E-Meter |
Use Scenario: Compact asset tracker using GPS module, cellular modem, and motion-triggered wake-up for location reporting every 5 minutes. IC Role / Device Role / Timing Role: Power-aware host MCU coordinating GPS fix acquisition, modem data transmission, and motion detection via accelerometer interface. Use Value: PIO0_16/WAKEUP pin enables ultra-low-power deep-sleep wake-up on motion event; UART DMA offloads CPU during GPS/modem data transfer; 128 KB flash accommodates firmware updates. | Use Scenario: DIN-rail mounted electricity meter measuring voltage, current, and power factor across three phases with tamper detection and RS-485 communication. IC Role / Device Role / Timing Role: Metering controller acquiring ADC samples, computing RMS values, detecting neutral current imbalance, and driving RS-485 interface. Use Value: 12-bit ADC with internal reference and 8-channel support enables simultaneous phase voltage/current sampling; CRC engine validates firmware and metering data integrity; 4 KB EEPROM stores tariff tables and billing history. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U68JBD48 | Same LQFP48 package; 256 KB flash, 36 KB SRAM, USB 2.0 device controller; no EEPROM; higher power consumption in active mode. | Preferred where USB connectivity is required and EEPROM is not essential; unsuitable for EEPROM-dependent calibration storage. | Select when USB device interface is mandatory and flash/SRAM headroom is needed; verify EEPROM dependency in firmware. |
| LPC1115JBD48 | Legacy Cortex-M0 (not M0+); 32 KB flash, 8 KB SRAM, no EEPROM, single USART, no SCTimer; lower cost but reduced peripheral set. | Targeted at simpler control tasks like basic lighting or fan control; lacks ADC resolution, timer flexibility, and EEPROM for field calibration. | Choose only for cost-sensitive, low-complexity designs without need for high-resolution ADC, multiple serial ports, or nonvolatile parameter storage. |
Compared with LPC11U68JBD48, the LPC11E67JBD48K provides guaranteed EEPROM retention and lower active power, while LPC1115JBD48 sacrifices ADC performance, timer capability, and memory to meet strict BOM cost targets - making LPC11E67JBD48K optimal for calibrated sensor systems requiring long-term data integrity.
Availability
LPC11E67JBD48K is available at Aetrix Electronics and suitable for medical monitors, GPS trackers, three-phase e-meters, and car radio subsystems requiring stable component supply across extended product lifecycles.
Supply support for LPC11E67JBD48K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, mobile, and communication infrastructure markets.
The LPC11E6x family was designed specifically for energy-efficient, cost-sensitive embedded control applications demanding rich analog integration, flexible timing, and robust firmware update capabilities in compact packages.
FAQ
What is the maximum operating frequency of the LPC11E67JBD48K?
The LPC11E67JBD48K operates at a maximum CPU frequency of 50 MHz, achieved via its ARM Cortex-M0+ core and internal PLL. This frequency is supported across the full industrial temperature range (−40 °C to +105 °C) and 2.4 V–3.6 V supply voltage, with timing validated per NXP's published electrical specifications.
Does the LPC11E67JBD48K include built-in EEPROM, and what is its endurance?
Yes, the LPC11E67JBD48K includes 4 KB of on-chip EEPROM with 100,000 write/erase cycles and 20-year data retention at 85 °C, as specified in the official NXP datasheet Rev. 1.5. This EEPROM is used for storing calibration data, configuration parameters, or firmware update flags without requiring external nonvolatile memory.
How many ADC input channels does the LPC11E67JBD48K support, and what is its resolution?
The LPC11E67JBD48K features a single 12-bit successive-approximation ADC with up to 8 input channels, supporting sample rates up to 2 Msamples/s. Channel selection, trigger sources (internal or external), and conversion sequencing are fully configurable via dedicated registers, enabling precise multi-sensor acquisition in real-time systems.
What debug interfaces are supported by the LPC11E67JBD48K?
The LPC11E67JBD48K supports Serial Wire Debug (SWD) as the primary debug interface, with SWDIO and SWCLK on Pins 37 and 28 respectively. JTAG boundary scan is also available via TRST, TDI, TMS, and TDO pins (33, 30, 31, 32), selectable through the RESET pin state at power-on.
Is the LPC11E67JBD48K pin-compatible with other members of the LPC11E6x family in LQFP48?
Yes, the LPC11E67JBD48K shares identical pinout and package (LQFP48, SOT313-2) with LPC11E66JBD48, LPC11E68JBD48, and LPC11U68JBD48. All share the same GPIO mapping, peripheral pin assignments, and power/ground layout - enabling hardware reuse across flash/SRAM variants without PCB redesign.
LPC11E67JBD48K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Exx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11E67JBD48K FAQ
1.How can I place an order for LPC11E67JBD48K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11E67JBD48K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11E67JBD48K reliable?
The price and inventory of LPC11E67JBD48K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11E67JBD48K is usually 5 days.
3.What payment methods are accepted for LPC11E67JBD48K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11E67JBD48K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11E67JBD48K?
LPC11E67JBD48K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11E67JBD48K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11E67JBD48K?
For technical support, including LPC11E67JBD48K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11E67JBD48K requirements.
6.How does Aetrix verify that LPC11E67JBD48K is sourced from the original manufacturer or authorized distributors?
All LPC11E67JBD48K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11E67JBD48K meets industry standards.
7.What is the process for return or replacement of LPC11E67JBD48K?
All LPC11E67JBD48K units undergo pre-shipment inspection (PSI). If there is an issue with LPC11E67JBD48K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11E67JBD48K part is unused and in its original packaging.
Return procedure for LPC11E67JBD48K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11E67JBD48K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
