NXP Semiconductors LPC11E68JBD48E
- Part No.:
- LPC11E68JBD48E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11E68JBD48E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,855
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11E68JBD48 from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 256 KB flash, 36 KB SRAM, 4 KB EEPROM, one 12-bit ADC with 8 input channels, and 36 GPIO pins in an LQFP48 package. It targets embedded control applications requiring integrated analog sensing, multi-protocol serial connectivity, and low-power operation across industrial and consumer systems.
For engineers reviewing the LPC11E68JBD48 datasheet, LPC11E68JBD48 pinout, LPC11E68JBD48 application, or LPC11E68JBD48 equivalent, key selection criteria include its 256 KB flash capacity, 36 KB SRAM allocation, 12-bit ADC sampling rate up to 2 Msamples/s, support for five USARTs (four with shared fractional baud generator), and LQFP48 package compatibility with space-constrained PCB layouts.
Technical Context
The LPC11E68JBD48 implements an ARM Cortex-M0+ core with a two-stage pipeline, single-cycle I/O access, and built-in NVIC for deterministic interrupt handling. Its AHB multilayer matrix enables concurrent peripheral access without bus contention.
Peripheral integration includes a configurable PWM/timer subsystem with two State-Configurable Timers (SCTimer/PWM), a CRC engine, DMA controller with 16 channels, and dual I2C interfaces - one supporting Fast-mode Plus on dedicated open-drain pins - all mapped to the high-speed GPIO interface with programmable glitch filtering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, r0p1 revision, 50 MHz max operation with single-cycle multiplier and fast I/O port access. |
| Memory | 256 KB on-chip flash (page-erasable), 36 KB SRAM (including two 2 KB blocks), 4 KB EEPROM for non-volatile data storage. |
| Analog | 12-bit ADC with 8 input channels, 2 Msamples/s max sample rate, dual independent conversion sequences. |
| Serial Interfaces | Four USARTs (all with DMA, synchronous/RS-485 modes), two SSP controllers, two I2C-bus interfaces (one Fast-mode Plus capable). |
| Timers & PWM | Two 16-bit and two 32-bit standard timers plus two SCTimer/PWM modules delivering up to 19 PWM outputs with six independent time bases. |
| GPIO | 36 general-purpose I/O pins with configurable pull-up/pull-down, open-drain mode, input inverters, and digital filters. |
| Power & Temp | Single 2.4 V–3.6 V supply; separate VBAT for RTC; operating range −40 °C to +105 °C; Deep power-down wake-up via PIO0_16. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 48 leads, body size 7 × 7 × 1.4 mm (SOT313-2). Pin 1 index marked by corner notch or dot; thermal pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RTCXIN | 32 kHz crystal oscillator input for RTC domain; requires external crystal or clock source. |
| 2 | RTCXOUT | 32 kHz crystal oscillator output; drives external crystal in feedback configuration. |
| 3 | RESET/PIO0_0 | External reset input (50 ns pulse) and debug select; also functions as GPIO or ISP entry pin. |
| 4–5 | PIO0_1–PIO0_2 | General-purpose I/O with pull-up; PIO0_1 triggers ISP on LOW during reset. |
| 6–7 | PIO2_0/XTALIN, PIO2_1/XTALOUT | Main system oscillator pins; support 1–25 MHz crystals; share GPIO functionality when unused. |
| 8–10 | VDD, PIO2_5, PIO0_20 | Core power supply (2.4–3.6 V); GPIO with capture capability (CT16B1_CAP0) on PIO0_20. |
| 11–12 | PIO0_2, PIO2_2 | GPIO with USART2 CTS (PIO0_2) and USART3 RTS/SCT0_OUT1 (PIO2_2) alternate functions. |
| 13–14 | PIO1_20, PIO0_3 | GPIO with SSP1_SCK (PIO1_20) and open-drain I2C0_SDA (PIO0_3) capability. |
| 15–17 | PIO0_4–PIO0_5 | Open-drain I2C0_SCL/I2C0_SDA pair supporting Fast-mode Plus when configured. |
| 18–20 | PIO1_23–PIO2_4 | GPIO with SSP1_SSEL (PIO1_23), USART3 TXD (PIO2_4), and CT32B0_MAT2 (PIO2_4) functions. |
| 21–23 | PIO2_7–PIO0_6 | GPIO with SSP0_SCK (PIO2_7), ADC_7 (PIO0_13), and SSP0_SCK (PIO0_6) roles. |
| 24–26 | PIO0_7–PIO0_8 | GPIO with high-current drive (PIO0_7), SSP0_MISO (PIO0_8), and CT16B0_MAT0 (PIO0_8). |
| 27–29 | PIO0_9–PIO0_22 | GPIO with SSP0_MOSI (PIO0_9), CT32B0_MAT3 (PIO0_11), ADC_11 (PIO0_22) support. |
| 30–32 | VREFP–TDO/PIO0_13 | Analog reference inputs (VREFP/VREFN); JTAG TDO and ADC_7 (PIO0_13) share pin. |
| 33–36 | TRST/PIO0_14–PIO1_13 | JTAG TRST (PIO0_14), SWDIO (PIO0_15), WAKEUP (PIO0_16), and SCT0_OUT3 (PIO1_13). |
| 37–40 | SWDIO/PIO0_15–VDDA | SWD debug I/O (PIO0_15), Deep power-down wake-up (PIO0_16), ADC analog supply (VDDA). |
| 41–44 | VSSA–VSS | Analog ground (VSSA), digital ground (VSS), and power return paths for noise isolation. |
| 45–48 | PIO0_18–RTCXIN | USART0 TXD/RXD (PIO0_18–PIO0_19), VBAT backup supply, and RTCXIN (pin 1 reused). |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M0+ Core | Energy-efficient 32-bit processor with two-stage pipeline and fast single-cycle I/O for real-time responsiveness. |
| ROM API Support | On-chip boot loader, USART/I2C/EEPROM drivers, Flash IAP/ISP, and integer division routines reduce firmware development effort. |
| Configurable SCTimer/PWM | Two state-configurable timers enabling complex waveform generation, motor control, and event-driven sequencing without CPU overhead. |
| DMA Engine | 16-channel DMA with programmable triggers off peripherals like USART, ADC, and SSP, minimizing CPU intervention during data transfers. |
| Temperature Sensor | Integrated die-temperature sensor with calibration data in ROM, enabling system thermal monitoring without external components. |
| Power Management Unit | Supports Sleep, Deep-sleep, Power-down, and Deep power-down modes with wake-up on GPIO, USART activity, or RTC alarm. |
Applications
| Medical Monitor | Car Radio |
|---|---|
Use Scenario: Portable patient vital sign recorder with ECG, SpO₂, and temperature logging. IC Role / Device Role / Timing Role: Central MCU managing analog front-end ADC sampling, Bluetooth/Wi-Fi data upload, and real-time display updates. Use Value: 12-bit ADC with 2 Msamples/s supports high-fidelity ECG waveform capture; 256 KB flash stores firmware and encrypted patient logs. | Use Scenario: Entry-level automotive infotainment head unit with AM/FM tuner, USB audio, and display driver. IC Role / Device Role / Timing Role: System controller coordinating tuner IC communication, button/keypad scanning, and display backlight PWM. Use Value: Four USARTs interface tuner, Bluetooth module, and display; SCTimer/PWM generates precise backlight dimming waveforms. |
| GPS Tracker | Three-phase e-meter |
Use Scenario: Battery-powered asset tracker reporting location via cellular modem and GNSS receiver. IC Role / Device Role / Timing Role: Low-power host managing GPS data parsing, cellular modem AT command flow, and motion-triggered wake-up. Use Value: Deep power-down mode draws <1 μA; PIO0_16 wake-up pin enables motion detection with external accelerometer interrupt. | Use Scenario: DIN-rail mounted electricity meter measuring voltage/current on three AC phases with tamper detection. IC Role / Device Role / Timing Role: Metering controller acquiring ADC samples synchronized to zero-crossing, computing RMS/kWh, and communicating via RS-485. Use Value: USARTs support RS-485 physical layer; 12-bit ADC with internal triggers ensures phase-aligned sampling across all channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U68JBD48 | Same package and pinout; replaces EEPROM with 12 KB USB RAM; adds full-speed USB 2.0 device controller. | Requires USB host/device connectivity; lacks EEPROM for parameter retention without external memory. | Select when USB interface is mandatory and EEPROM usage is minimal or replaceable with flash wear-leveling. |
| LPC1343FBD48 | ARM Cortex-M3 core; 72 MHz max; 32 KB flash, 8 KB SRAM; no EEPROM; USB 2.0 device; different peripheral set (no SCTimer). | Higher performance but lower memory density; suited for USB-centric designs over analog-rich metering or sensor nodes. | Choose for USB firmware updates or HID applications where M3 instruction throughput outweighs EEPROM and ADC requirements. |
Compared with LPC11U68JBD48 and LPC1343FBD48, the LPC11E68JBD48 provides unique value in EEPROM-based parameter storage, 256 KB flash for complex firmware, and SCTimer/PWM for precision timing - making it optimal for cost-sensitive, analog-intensive embedded control where USB is unnecessary.
Availability
LPC11E68JBD48 is available at Aetrix Electronics and suitable for medical monitors, GPS trackers, three-phase e-meters, and car radio control systems requiring stable component supply, long-term lifecycle support, and industrial-grade temperature operation.
Supply support for LPC11E68JBD48 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11E6x product line is designed for cost-sensitive, low-power embedded control applications demanding integrated analog peripherals, flexible serial connectivity, and robust flash/EEPROM memory architecture.
FAQ
What is the maximum operating frequency of the LPC11E68JBD48?
The LPC11E68JBD48 operates at a maximum CPU frequency of 50 MHz, enabled by its ARM Cortex-M0+ core and internal PLL. This frequency is achievable using the main crystal oscillator (1–25 MHz) with PLL multiplication or the internal 12 MHz RC oscillator trimmed to ±1 % accuracy across −25 °C to +85 °C. The LPC11E68JBD48 maintains full peripheral functionality at this speed.
Does the LPC11E68JBD48 include hardware debug support?
Yes, the LPC11E68JBD48 supports Serial Wire Debug (SWD) and JTAG boundary scan modes. SWD uses dedicated SWDIO and SWCLK pins (PIO0_15 and PIO0_10), while JTAG requires TRST, TMS, TDI, and TDO (PIO0_14, PIO0_12, PIO0_11, PIO0_13). Both interfaces enable full-featured debugging, flash programming, and real-time trace via the Micro Trace Buffer (MTB).
How many ADC input channels does the LPC11E68JBD48 support?
The LPC11E68JBD48 integrates one 12-bit ADC supporting up to 8 input channels in the LQFP48 package variant. These channels include ADC_0 through ADC_7, with additional channels (ADC_8–ADC_11) available only on larger LQFP64/LQFP100 packages. The ADC achieves up to 2 Msamples/s with dual independent conversion sequences for simultaneous monitoring tasks.
What power modes are supported by the LPC11E68JBD48?
The LPC11E68JBD48 supports Sleep, Deep-sleep, Power-down, and Deep power-down modes managed by its integrated Power Management Unit (PMU). Wake-up sources include external GPIO pins (e.g., PIO0_16), USART activity, and RTC alarms. In Deep power-down mode, current consumption drops below 1 μA, with wake-up latency under 10 μs when using the dedicated WAKEUP pin.
Is the LPC11E68JBD48 pin-compatible with other LPC11E6x variants?
Yes, the LPC11E68JBD48 is pin-compatible with other LQFP48 variants in the LPC11E6x family - specifically LPC11E66JBD48 and LPC11E67JBD48 - sharing identical pin count, layout, and function mapping. Differences lie in memory size (64/128/256 KB flash) and peripheral enablement, allowing drop-in upgrades within the same package footprint without PCB redesign.
LPC11E68JBD48E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Exx
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 36K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11E68JBD48E FAQ
1.How can I place an order for LPC11E68JBD48E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11E68JBD48E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11E68JBD48E reliable?
The price and inventory of LPC11E68JBD48E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11E68JBD48E is usually 5 days.
3.What payment methods are accepted for LPC11E68JBD48E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11E68JBD48E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11E68JBD48E?
LPC11E68JBD48E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11E68JBD48E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11E68JBD48E?
For technical support, including LPC11E68JBD48E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11E68JBD48E requirements.
6.How does Aetrix verify that LPC11E68JBD48E is sourced from the original manufacturer or authorized distributors?
All LPC11E68JBD48E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11E68JBD48E meets industry standards.
7.What is the process for return or replacement of LPC11E68JBD48E?
All LPC11E68JBD48E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11E68JBD48E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11E68JBD48E part is unused and in its original packaging.
Return procedure for LPC11E68JBD48E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11E68JBD48E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

