NXP Semiconductors LPC11U24FBD48/401,
- Part No.:
- LPC11U24FBD48/401,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11U24FBD48/401,.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,782
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U24FBD48/401 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP48 package, operating up to 50 MHz with 32 kB flash, 8 kB SRAM, and 4 kB EEPROM. It integrates USB 2.0 Full-Speed device controller, 10-bit ADC (8 channels), two SSP interfaces, I²C-bus (Fast-mode Plus), USART with RS-485/smart card support, and four general-purpose timers - enabling compact, low-power USB-connected embedded control in medical and industrial peripherals.
For engineers reviewing the LPC11U24FBD48/401 datasheet, LPC11U24FBD48/401 pinout, LPC11U24FBD48/401 application, or LPC11U24FBD48/401 equivalent, key selection criteria include USB device stack readiness, on-chip EEPROM endurance (byte-erasable), dual PLL clocking (CPU + USB), 5 V-tolerant GPIO (40 pins), and Deep power-down wake-up via dedicated WAKEUP pin (PIO0_16).
Technical Context
The LPC11U24FBD48/401 implements an ARM Cortex-M0 core with NVIC and system tick timer, paired with a dedicated USB PLL and main PLL for independent clock domain management. Its memory subsystem includes boot ROM with USB drivers and integer division routines, plus configurable power profiles for Sleep/Deep-sleep/Power-down/Deep power-down modes.
Digital peripherals are routed through flexible IOCON registers supporting pull-up/pull-down, repeater, and open-drain modes on all GPIO. Analog functions (ADC inputs AD0–AD7) disable digital sections when active, and I²C pins (PIO0_4/SCL, PIO0_5/SDA) support Fast-mode Plus (1 Mbit/s) with external pull-ups and high-current sink capability only when enabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit, up to 50 MHz - enables deterministic real-time control with Thumb-2 instruction set and reduced code footprint vs. 8/16-bit MCUs. |
| Memory | 32 kB flash / 8 kB SRAM / 4 kB EEPROM - supports field firmware updates via ISP/IAP and persistent parameter storage without external components. |
| USB Interface | Full-Speed USB 2.0 device controller with ROM-based drivers - eliminates need for external USB PHY and reduces BOM cost for HID, CDC, or audio-class devices. |
| ADC | 10-bit SAR ADC with 8 input channels (AD0–AD7) - provides sufficient resolution for sensor interfacing (e.g., temperature, pressure) with internal multiplexing. |
| Timers | Four general-purpose timers: two 32-bit (CT32B0/CT32B1) and two 16-bit (CT16B0/CT16B1), with total of 5 capture and 13 match outputs - supports PWM generation, input capture, and quadrature decoding. |
| I/O & Packaging | 40 GPIO pins in LQFP48 (7 × 7 × 1.4 mm), 5 V tolerant, with configurable pull-up/pull-down and open-drain mode - simplifies level-shifting and interface to legacy peripherals. |
| Power Management | Four low-power modes (Sleep to Deep power-down); wake-up via GPIO (PIO0_16), USB activity, or watchdog - extends battery life in portable USB peripherals. |
Pinout & Package
Package: LQFP48 (SOT313-2), plastic low profile quad flat package, 48 leads, body size 7 × 7 × 1.4 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | External reset with 20 ns glitch filter; also debug select (LOW = JTAG, HIGH = SWD); must be pulled HIGH externally in Deep power-down mode. |
| USB_DP / USB_DM | USB differential pair | Full-Speed USB 2.0 D+ and D− lines compliant with USB spec rev 2.0; not 5 V tolerant; require 1.5 kΩ pull-up on DP for SoftConnect. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | Multi-function GPIO | In Deep power-down mode, functions as dedicated wake-up pin with 20 ns glitch filter; also serves as ADC input 5 and timer match output. |
| PIO0_4/SCL & PIO0_5/SDA | I²C-bus interface | Open-drain I²C pins supporting Fast-mode Plus (1 Mbit/s); require external pull-ups; high-current sink enabled only when Fast-mode Plus selected in IOCON. |
| VDD / VSS | Power supply | Single 3.3 V supply (1.8–3.6 V range); VDD also serves as ADC reference voltage; VSS is ground reference for analog and digital domains. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB drivers | Eliminates external USB PHY and reduces firmware development time - full-speed enumeration and CDC/HID class support handled in boot ROM. |
| Byte-erasable EEPROM | 4 kB on-chip EEPROM with byte-level erase/program capability - enables robust non-volatile storage for calibration data or user settings without wear leveling overhead. |
| Dual PLL architecture | Separate PLLs for CPU (up to 50 MHz) and USB (48 MHz) - ensures stable USB timing independent of system clock changes and avoids jitter-sensitive USB signaling. |
| Configurable GPIO hysteresis | All GPIO support programmable hysteresis and 5 V tolerance - improves noise immunity in industrial environments and allows direct interfacing with 5 V logic without level shifters. |
| Windowed Watchdog Timer (WWDT) | Dedicated WWDT with internal low-power WatchDog Oscillator (WDO) - prevents runaway code while maintaining ultra-low power consumption during sleep modes. |
Applications
| USB Audio Interface | Industrial RS-485 Gateway |
|---|---|
|
Use Scenario: Compact USB-powered audio adapter converting analog microphone/headphone signals to USB audio class (UAC1). IC Role / Device Role / Timing Role: MCU handles USB enumeration, audio packet framing, ADC/DAC buffering, and clock synchronization via dedicated USB PLL. Use Value: On-chip 4 kB EEPROM stores vendor descriptors and audio configuration; 10-bit ADC supports 16 kHz sampling; 40 GPIO enable LED indicators and button controls. |
Use Scenario: DIN-rail mounted gateway translating Modbus RTU over RS-485 to USB CDC virtual COM port for PC-based SCADA systems. IC Role / Device Role / Timing Role: Acts as protocol bridge with USART in RS-485 mode (9-bit address detection), USB device endpoint handler, and GPIO-controlled direction control. Use Value: Dual SSP interfaces allow SPI-to-Modbus expansion; 5 V-tolerant GPIO simplify isolated RS-485 transceiver control; Deep-sleep mode reduces standby power to <10 µA. |
| Portable Medical Scanner | Smart Card Reader |
|
Use Scenario: Handheld barcode scanner with integrated USB HID keyboard emulation and battery monitoring. IC Role / Device Role / Timing Role: Manages optical sensor interface, battery voltage ADC reading (AD0–AD7), USB HID report generation, and low-power wake-on-scan event. Use Value: WAKEUP pin (PIO0_16) triggers exit from Deep power-down on button press; 32 kB flash accommodates bootloader + application + USB HID descriptor tables. |
Use Scenario: Contact-based smart card reader for access control, compliant with ISO/IEC 7816-3 asynchronous T=0 protocol. IC Role / Device Role / Timing Role: USART configured in smart card mode with automatic baud rate detection, parity handling, and guard time control. Use Value: ROM-based smart card API reduces firmware size; 4 kB EEPROM stores card authentication keys securely; 50 MHz CPU ensures precise bit timing for 5–10 MHz card clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U37FBD48/401 | Same LQFP48 package; 64 kB flash, 12 kB SRAM, 4 kB EEPROM; adds second USB interface and enhanced security features. | Required for applications needing larger firmware image, dual USB endpoints (e.g., composite device), or secure boot. | Select when >32 kB flash or dual USB functionality is required; otherwise, LPC11U24FBD48/401 offers lower cost and identical peripheral set. |
| STM32F072CBT6 | LQFP48, ARM Cortex-M0, 128 kB flash, 16 kB SRAM, no on-chip EEPROM; USB 2.0 Full-Speed; 12-bit ADC (16 ch); different pinout and register mapping. | Suitable where higher flash/SRAM is needed and external EEPROM is acceptable; lacks byte-erasable EEPROM and ROM-based USB drivers. | Choose if migrating from STM32 ecosystem or requiring higher-resolution ADC; verify PCB layout compatibility due to non-pin-compatible pinout. |
Compared with LPC11U37FBD48/401 and STM32F072CBT6, the LPC11U24FBD48/401 delivers optimal balance of USB-ready firmware, on-chip EEPROM, and low-cost LQFP48 packaging - making it ideal for cost-sensitive, USB-connected peripherals where flash >32 kB or 12-bit ADC are unnecessary.
Availability
LPC11U24FBD48/401 is available at Aetrix Electronics and suitable for USB audio devices, industrial RS-485 gateways, portable medical scanners, and smart card readers requiring stable component supply across production lifecycles.
Supply support for LPC11U24FBD48/401 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC11U2x product line was designed specifically for cost-sensitive, USB-connected embedded control applications - integrating ROM-based USB drivers, byte-erasable EEPROM, and low-power modes to reduce BOM and firmware development effort.
FAQ
What is the maximum operating frequency of the LPC11U24FBD48/401?
The LPC11U24FBD48/401 operates at a maximum CPU frequency of 50 MHz, achieved using either the internal 12 MHz IRC oscillator with PLL multiplication or an external crystal (1–25 MHz) fed into the system oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) under 3.3 V supply.
Does the LPC11U24FBD48/401 include on-chip EEPROM, and what are its programming characteristics?
Yes, the LPC11U24FBD48/401 includes 4 kB of on-chip EEPROM that is byte-erasable and byte-programmable. Programming is performed via In-Application Programming (IAP) using ROM-based APIs, eliminating the need for external EEPROM and supporting robust non-volatile storage for calibration data or configuration parameters without wear-leveling firmware.
How does the USB interface of the LPC11U24FBD48/401 differ from standard USB-capable MCUs?
The LPC11U24FBD48/401 integrates a Full-Speed USB 2.0 device controller with ROM-resident USB stack drivers - including CDC, HID, and mass storage class support - reducing firmware size and development time. Unlike many MCUs requiring external PHY or software-only stacks, it uses internal transceivers and supports SoftConnect via PIO0_6/USB_CONNECT.
Which GPIO pins on the LPC11U24FBD48/401 support analog input for the ADC?
The LPC11U24FBD48/401 ADC has eight analog input channels mapped to specific GPIO pins: AD0 (PIO0_11), AD1 (PIO0_12), AD2 (PIO0_13), AD3 (PIO0_14), AD4 (PIO0_15), AD5 (PIO0_16), AD6 (PIO0_22), and AD7 (PIO0_23). When configured as ADC inputs, the digital section of these pins is disabled, and they are no longer 5 V tolerant.
What power modes does the LPC11U24FBD48/401 support, and how is wake-up managed from Deep power-down?
The LPC11U24FBD48/401 supports four reduced-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. Wake-up from Deep power-down is exclusively handled by the dedicated WAKEUP pin (PIO0_16), which features a 20 ns glitch filter. An external LOW pulse on this pin exits Deep power-down and resumes execution from reset vector.
LPC11U24FBD48/401, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U24FBD48/401, FAQ
1.How can I place an order for LPC11U24FBD48/401, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U24FBD48/401, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U24FBD48/401, reliable?
The price and inventory of LPC11U24FBD48/401, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U24FBD48/401, is usually 5 days.
3.What payment methods are accepted for LPC11U24FBD48/401,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U24FBD48/401, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U24FBD48/401,?
LPC11U24FBD48/401, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U24FBD48/401, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U24FBD48/401,?
For technical support, including LPC11U24FBD48/401, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U24FBD48/401, requirements.
6.How does Aetrix verify that LPC11U24FBD48/401, is sourced from the original manufacturer or authorized distributors?
All LPC11U24FBD48/401, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U24FBD48/401, meets industry standards.
7.What is the process for return or replacement of LPC11U24FBD48/401,?
All LPC11U24FBD48/401, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U24FBD48/401,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U24FBD48/401, part is unused and in its original packaging.
Return procedure for LPC11U24FBD48/401,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U24FBD48/401, Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

