My Inquiry
My Account
NXP Semiconductors LPC11U24FHI33/301,
- Part No.:
- LPC11U24FHI33/301,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
LPC11U24FHI33/301,.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U24FHI33/301 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller operating at up to 50 MHz, featuring 32 kB flash, 6 kB SRAM, 2 kB EEPROM, full-speed USB 2.0 device controller, and 10-bit ADC with 8-channel input multiplexing - deployed in compact HVQFN33 (5 × 5 mm) packaging for space-constrained USB-connected embedded systems.
For engineers reviewing the LPC11U24FHI33/301 datasheet, LPC11U24FHI33/301 pinout, LPC11U24FHI33/301 application, or LPC11U24FHI33/301 equivalent, key selection criteria include USB device stack support in ROM, 26 GPIO pins in HVQFN33, I²C Fast-mode Plus (1 Mbit/s), dual SSP interfaces, and wake-up capability from Deep power-down via dedicated WAKEUP pin (PIO0_16).
Technical Context
The LPC11U24FHI33/301 integrates a dedicated USB PLL separate from the main system PLL, enabling simultaneous 48 MHz USB clock and up-to-50 MHz CPU operation. Its memory subsystem includes boot ROM with USB drivers and integer division routines, plus on-chip EEPROM byte-erasable and byte-programmable without external high voltage.
Power management employs an integrated PMU supporting four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down), with wake-up sources including GPIO (PIO0_16), USB activity, watchdog interrupt, and reset - all configurable via power profiles stored in boot ROM for deterministic energy optimization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation with NVIC and SysTick timer. |
| Memory | 32 kB flash (ISP/IAP programmable), 6 kB SRAM, 2 kB EEPROM (byte-erasable/programmable), 16 kB boot ROM. |
| USB Interface | Full-speed USB 2.0 device controller with ROM-based drivers and SoftConnect support via PIO0_6. |
| Analog Peripherals | 10-bit ADC with 8 selectable inputs (AD0–AD7), internal reference tied to VDD. |
| Digital Interfaces | I²C-bus Fast-mode Plus (1 Mbit/s), two SSP controllers with FIFO, one USART with RS-485/ISO 7816 smart card support. |
| Timers & Interrupts | Four general-purpose timers (two 32-bit, two 16-bit), programmable WWDT, eight GPIO interrupt sources, two GPIO group interrupt modules. |
| Package & Environment | HVQFN33 (5 × 5 × 0.85 mm), 26 GPIO pins, industrial temperature range (−40 °C to +85 °C), single 3.3 V supply (1.8–3.6 V). |
Pinout & Package
HVQFN33 (5 × 5 mm, 0.85 mm height, no leads, 33 terminals) with exposed thermal pad. Pin 1 index located at top-left corner per JEDEC MO-220 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | External reset with 20 ns glitch filter; also debug select (LOW = JTAG, HIGH = SWD); must be pulled HIGH externally in Deep power-down mode. |
| USB_DP / USB_DM | USB differential pair | Full-speed USB 2.0 D+ and D− lines compliant with USB spec rev 2.0; not 5 V tolerant; require 1.5 kΩ pull-up on DP for SoftConnect. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | Multi-function GPIO | Primary wake-up pin from Deep power-down mode; also ADC input 5 and match output 3 for 32-bit timer 1. |
| PIO0_4/SCL & PIO0_5/SDA | I²C-bus interface | Open-drain I²C clock/data pins supporting Fast-mode Plus (1 Mbit/s); require external pull-ups; high-current sink enabled only when Fast-mode Plus selected. |
| VDD / VSS | Power supply | VDD supplies core, I/O, and ADC reference (1.8–3.6 V); VSS is ground return; HVQFN33 includes thermal pad connected to VSS for enhanced thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB stack | Eliminates need for external USB firmware storage; enables flash updates over USB without host driver changes. |
| Byte-programmable EEPROM | Enables field-updatable configuration storage (e.g., calibration data, device ID) without block erase overhead or external EEPROM. |
| Dual SSP controllers | Supports concurrent SPI-based peripherals (e.g., display + sensor) with independent FIFOs and multi-protocol framing (SPI/Microwire). |
| Configurable GPIO drive | 20 mA high-current sink on true open-drain pins (e.g., PIO0_4/PIO0_5) and 20 mA source on dedicated output pin (PIO0_7) for direct LED/relay control. |
| Power profile API | Single function call in boot ROM selects optimized clocking, peripheral gating, and sleep mode behavior - reducing firmware development time for low-power applications. |
Applications
| USB Audio Interface | Industrial Sensor Hub |
|---|---|
Use Scenario: Compact USB audio adapter converting analog microphone/headphone signals to digital USB audio class (UAC1) streams. IC Role / Device Role / Timing Role: USB device controller handles enumeration and isochronous transfers; 10-bit ADC digitizes analog input; USART supports UART ISP for firmware updates. Use Value: ROM-based USB drivers reduce BOM cost; 2 kB EEPROM stores vendor descriptors and sample rate configuration; HVQFN33 enables PCB footprint under 25 mm². |
Use Scenario: DIN-rail mounted environmental monitor aggregating temperature, humidity, and CO₂ via I²C and analog sensors, reporting over USB CDC ACM. IC Role / Device Role / Timing Role: MCU acts as protocol translator and data concentrator; I²C Fast-mode Plus (1 Mbit/s) reads multiple sensors rapidly; WWDT ensures recovery from bus lockups. Use Value: Deep power-down mode draws <1 μA; WAKEUP pin (PIO0_16) enables event-driven wake on alarm threshold; 26 GPIO support mixed digital/analog sensor interfacing. |
| Medical Handheld Scanner | Consumer Peripheral Controller |
Use Scenario: Battery-powered barcode scanner using CMOS image sensor and laser diode, communicating scan results via USB HID. IC Role / Device Role / Timing Role: Cortex-M0 executes real-time image processing pipeline; USB HID class provides plug-and-play compatibility; ADC monitors battery voltage. Use Value: 50 MHz CPU delivers sufficient MIPS for edge detection algorithms; 32 kB flash accommodates HID descriptor + image buffer + bootloader; HVQFN33 fits ergonomic handheld form factor. |
Use Scenario: USB-connected RGB LED controller for gaming keyboards, accepting color commands via USB CDC and driving WS2812B strips via GPIO bit-banging. IC Role / Device Role / Timing Role: USB device receives command packets; GPIO pins configured as high-current outputs drive LEDs directly; SSP0 controls auxiliary SPI displays. Use Value: 20 mA sink/source capability eliminates external drivers for low-current LEDs; ROM-based integer division accelerates PWM timing calculations; 6 kB SRAM buffers command queue and LED state map. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U35FHI33/401 | 8 kB SRAM, 4 kB EEPROM, 32 kB flash, same HVQFN33 package, adds CT32B1_CAP1 and CT16B1_CAP1. | Higher memory headroom for USB composite devices (e.g., HID + CDC); supports additional capture inputs for encoder/tachometer interfaces. | Select when >6 kB SRAM or extra timer capture channels are required; otherwise LPC11U24FHI33/301 offers optimal cost/performance for basic USB device roles. |
| STM32F042F4P6 | 48 MHz Cortex-M0+, 16 kB flash, 6 kB SRAM, USB 2.0 FS, but no EEPROM; TSSOP20 (6.5 × 4.4 mm), only 16 GPIO. | Limited analog integration (12-bit ADC, no dedicated smart card interface); smaller footprint but fewer peripherals for sensor aggregation. | Choose for ultra-low-cost, minimal-feature USB devices where EEPROM is unnecessary and board space is tighter than HVQFN33 allows. |
Compared with LPC11U35FHI33/401 and STM32F042F4P6, the LPC11U24FHI33/301 uniquely balances USB device functionality, on-chip EEPROM for nonvolatile settings, and 26 GPIO in a thermally enhanced 5 × 5 mm package - making it optimal for cost-sensitive, space-constrained USB peripherals requiring field-updatable configuration.
Availability
LPC11U24FHI33/301 is available at Aetrix Electronics and suitable for USB audio interfaces, industrial sensor hubs, medical handheld scanners, and consumer peripheral controllers requiring stable component supply across production lifecycles.
Supply support for LPC11U24FHI33/301 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and embedded security.
The LPC11U2x product line was designed specifically for cost-sensitive, USB-connected embedded devices requiring low power, small footprint, and rapid time-to-market - emphasizing ROM-resident USB stacks and flexible power management.
FAQ
What USB speed and device class support does the LPC11U24FHI33/301 provide?
The LPC11U24FHI33/301 implements a full-speed USB 2.0 device controller (12 Mbit/s) with ROM-based drivers supporting USB CDC ACM, HID, and MSC classes. It includes SoftConnect via PIO0_6 and supports USB suspend/resume with automatic VBUS detection on PIO0_3. No external PHY is required.
How many GPIO pins are available on the LPC11U24FHI33/301 in its HVQFN33 package?
The LPC11U24FHI33/301 provides 26 GPIO pins in the HVQFN33 package, confirmed in Table 2 of the datasheet. These include configurable pull-up/pull-down, repeater mode, open-drain capability, and up to eight pins usable as edge/level-sensitive interrupt sources.
Does the LPC11U24FHI33/301 include on-chip EEPROM, and what are its programming characteristics?
Yes, the LPC11U24FHI33/301 includes 2 kB of on-chip EEPROM that is byte-erasable and byte-programmable. Programming is performed via In-Application Programming (IAP) using APIs in the boot ROM, eliminating need for external high-voltage programming circuitry or block-level erase delays.
What low-power modes does the LPC11U24FHI33/301 support, and how is wake-up managed from Deep power-down?
The LPC11U24FHI33/301 supports Sleep, Deep-sleep, Power-down, and Deep power-down modes. From Deep power-down, wake-up is exclusively handled by the dedicated WAKEUP pin (PIO0_16) with 20 ns glitch filter - a LOW-going pulse ≥50 ns exits the mode, and the pin must be pulled HIGH externally to enter it.
Can the LPC11U24FHI33/301 operate without an external crystal oscillator?
Yes, the LPC11U24FHI33/301 can operate using its internal 12 MHz IRC oscillator as the system clock source. The crystal oscillator (1–25 MHz) is optional; if unused, XTALIN may be grounded and XTALOUT left floating per datasheet Figure 31 guidance.
LPC11U24FHI33/301, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U24FHI33/301, FAQ
1.How can I place an order for LPC11U24FHI33/301, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U24FHI33/301, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U24FHI33/301, reliable?
The price and inventory of LPC11U24FHI33/301, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U24FHI33/301, is usually 5 days.
3.What payment methods are accepted for LPC11U24FHI33/301,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U24FHI33/301, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U24FHI33/301,?
LPC11U24FHI33/301, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U24FHI33/301, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U24FHI33/301,?
For technical support, including LPC11U24FHI33/301, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U24FHI33/301, requirements.
6.How does Aetrix verify that LPC11U24FHI33/301, is sourced from the original manufacturer or authorized distributors?
All LPC11U24FHI33/301, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U24FHI33/301, meets industry standards.
7.What is the process for return or replacement of LPC11U24FHI33/301,?
All LPC11U24FHI33/301, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U24FHI33/301,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U24FHI33/301, part is unused and in its original packaging.
Return procedure for LPC11U24FHI33/301,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U24FHI33/301, Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
