NXP Semiconductors LPC11U35FBD48/40EL
- Part No.:
- LPC11U35FBD48/40EL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11U35FBD48/40EL.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:724
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U35FBD48/40EL from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP48 package, operating at up to 50 MHz with 64 kB flash, 10 kB SRAM (8 kB + 2 kB USB), and 4 kB EEPROM. It integrates full-speed USB 2.0 device controller, USART with RS-485/smart card support, I²C-bus (Fast-mode Plus), two SSP interfaces, 10-bit ADC (8 channels), and 40 GPIO pins - deployed in USB audio devices and handheld scanners requiring embedded connectivity and low-power operation.
For engineers reviewing the LPC11U35FBD48/40EL datasheet, LPC11U35FBD48/40EL pinout, LPC11U35FBD48/40EL application, or LPC11U35FBD48/40EL equivalent, key selection criteria include USB device stack support in ROM, fractional baud rate generation for precise serial timing, on-chip EEPROM byte-programmability, 1.8–3.6 V single-supply operation, and wake-up capability from Deep-sleep mode via GPIO or USB activity.
Technical Context
The LPC11U35FBD48/40EL implements an ARM Cortex-M0 core with NVIC and system tick timer, paired with a dedicated USB PLL enabling independent 48 MHz USB clock generation while main CPU runs at up to 50 MHz from system oscillator or 12 MHz IRC. Its peripheral set includes dual SSP controllers with FIFOs, programmable Windowed Watchdog Timer with internal WDO, and four general-purpose timers (two 32-bit, two 16-bit) supporting capture/match functions across multiple pins.
Memory architecture features separate SRAM banks: 8 kB SRAM0 for general use, 2 kB USB SRAM for endpoint buffers, and 4 kB EEPROM with byte-level erase/program - all accessible via on-chip API. Power management includes four reduced-power modes (Sleep, Deep-sleep, Power-down, Deep power-down), with wake-up sources including reset, selectable GPIO, watchdog interrupt, and USB port activity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation - enables deterministic real-time control with Thumb-2 instruction set and low gate count. |
| Flash Memory | 64 kB on-chip flash with 4 kB sector and 256 B page erase - supports In-System Programming (ISP) and In-Application Programming (IAP). |
| SRAM | 10 kB total: 8 kB SRAM0 + 2 kB USB SRAM - USB SRAM dedicated to endpoint buffer storage, reducing CPU overhead during transfers. |
| EEPROM | 4 kB on-chip EEPROM, byte-erasable and byte-programmable - retains calibration data or configuration without external non-volatile memory. |
| USB Interface | Full-speed USB 2.0 device controller with ROM-based drivers - eliminates need for external USB PHY and reduces firmware footprint for HID/audio class implementations. |
| ADC | 10-bit SAR ADC with 8 input channels (AD0–AD7) - supports analog sensor interfacing with configurable sampling and trigger sources. |
| I/O Pins | 40 GPIO pins with configurable pull-up/pull-down, repeater mode, open-drain, and edge/level-sensitive interrupt capability - enables flexible peripheral interfacing and low-pin-count system design. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 48 leads, body size 7 × 7 × 1.4 mm (SOT313-2). Pin 1 index located at top-left corner; thermal pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | External reset with 20 ns glitch filter; also debug select input (LOW = JTAG, HIGH = SWD); must be pulled HIGH in Deep power-down mode. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 physical interface; requires 27 Ω series resistors and proper PCB routing for signal integrity. |
| USB_VBUS | USB bus voltage monitor | Detects presence of 5 V USB power; used to enable/disable USB device functionality and enter suspend/resume states. |
| PIO0_18/RXD / PIO0_19/TXD | USART receive/transmit | Asynchronous serial interface with fractional baud rate generator, internal FIFO, and full modem handshake (CTS/RTS/DTR/DSR/DCD/RI). |
| PIO0_4/SCL / PIO0_5/SDA | I²C-bus interface | Supports Fast-mode Plus (1 Mbit/s); open-drain outputs with high-current sink capability when FM+ enabled in IOCON register. |
| PIO0_22/AD6 / PIO0_23/AD7 | ADC inputs | Two of eight 10-bit ADC channels; share GPIO function and require analog input conditioning per datasheet layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB drivers | Reduces firmware memory footprint by ~8 kB and accelerates USB enumeration; supports HID, CDC, and MSC class implementations out-of-box. |
| On-chip EEPROM API | Enables reliable, wear-leveled data storage using standard C library calls - no external EEPROM required for device configuration or calibration persistence. |
| Fractional baud rate generator | Supports precise UART timing across wide frequency ranges (e.g., 115.2 kbps at 48 MHz system clock with <0.1% error), critical for RS-485 interoperability. |
| Windowed Watchdog Timer (WWDT) | Prevents runaway code execution with time-windowed refresh requirement; uses dedicated low-power WatchDog Oscillator (WDO) for robust fail-safe operation. |
| Four reduced-power modes | Deep power-down mode draws <1 µA; wake-up via single dedicated pin (PIO0_16/WAKEUP) or USB activity - ideal for battery-powered portable devices. |
Applications
| USB Audio Devices | Handheld Scanners |
|---|---|
Use Scenario: Embedded USB speaker/headset with analog audio path and volume control. IC Role / Device Role / Timing Role: MCU handles USB audio class enumeration, PCM data streaming, ADC/DAC interface, and button/LED control logic. Use Value: ROM-based USB drivers and 2 kB USB SRAM reduce firmware development time and ensure stable isochronous transfer timing. |
Use Scenario: Portable barcode scanner with laser/CMOS imager, decode engine, and USB/HID interface. IC Role / Device Role / Timing Role: Manages image capture timing, decode acceleration via GPIO-triggered interrupts, and HID report generation over USB. Use Value: 40 GPIO pins support parallel imager interface and multi-function buttons; fractional baud rate ensures reliable serial communication with decode ICs. |
| Medical Sensors | Industrial Control Panels |
Use Scenario: Battery-powered pulse oximeter with analog front-end and Bluetooth LE bridge (via UART). IC Role / Device Role / Timing Role: Reads 10-bit ADC channels for photodiode signals, manages low-power sleep cycles, and formats data for UART transmission. Use Value: 4 kB EEPROM stores calibration coefficients; Deep-sleep mode with GPIO wake-up extends battery life beyond 12 months. |
Use Scenario: DIN-rail mounted HMI panel with keypad, LED indicators, and RS-485 Modbus RTU interface. IC Role / Device Role / Timing Role: Implements Modbus slave protocol over USART in RS-485 mode with automatic direction control and noise-immune timing. Use Value: USART supports synchronous mode and hardware flow control; 1.8–3.6 V supply range accommodates industrial 3.3 V rail tolerances. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM Cortex-M0 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U34FBD48/421 | 48 kB flash, 10 kB SRAM (8 + 2), same peripherals and package - lacks CT32B0_CAP1 and CT32B1_CAP1 timer capture inputs. | Suitable for simpler USB HID or sensor node designs where full timer capture capability is unnecessary. | Select when firmware size <48 kB and advanced timer capture is unused - lower cost with identical footprint and pinout. |
| LPC11U36FBD48/401 | 96 kB flash, 10 kB SRAM (8 + 2), same peripherals and package - adds larger program space but no additional RAM or I/O. | Better suited for field-upgradable firmware or complex USB composite devices requiring >64 kB code space. | Choose when future firmware expansion or bootloader + application partitioning is required - maintains full compatibility with LPC11U35FBD48/40EL hardware design. |
Compared with LPC11U34FBD48/421, the LPC11U35FBD48/40EL provides 16 kB more flash for enhanced feature sets without changing PCB layout; versus LPC11U36FBD48/401, it trades 32 kB flash for lower unit cost while retaining identical peripheral configuration and power profile.
Availability
LPC11U35FBD48/40EL is available at Aetrix Electronics and suitable for USB audio devices, handheld scanners, and medical sensors requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for LPC11U35FBD48/40EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC11U3x product line was designed specifically for cost-sensitive, USB-connected embedded systems requiring low power, small footprint, and integrated connectivity - targeting consumer peripherals, point-of-care medical devices, and industrial human-machine interfaces.
FAQ
What is the maximum operating frequency of the LPC11U35FBD48/40EL?
The LPC11U35FBD48/40EL operates at a maximum CPU frequency of 50 MHz, achievable using either the external crystal oscillator (1–25 MHz range) or the internal 12 MHz IRC with PLL multiplication. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and 1.8–3.6 V supply voltage.
Does the LPC11U35FBD48/40EL include on-chip EEPROM, and how is it accessed?
Yes, the LPC11U35FBD48/40EL integrates 4 kB of on-chip EEPROM that is byte-erasable and byte-programmable. Access is provided through an on-chip API located in boot ROM, callable via standard C functions - eliminating need for external EEPROM and simplifying data retention in applications like calibration storage or device configuration.
Can the LPC11U35FBD48/40EL support USB device functionality without external components?
Yes, the LPC11U35FBD48/40EL includes a full-speed USB 2.0 device controller with ROM-based drivers and dedicated 2 kB USB SRAM. Only passive components (27 Ω series resistors on DP/DM, 1.5 kΩ SoftConnect resistor controlled via PIO0_6/USB_CONNECT) are required - no external PHY or transceiver needed for basic HID, CDC, or MSC class operation.
How many ADC channels does the LPC11U35FBD48/40EL support, and what is the resolution?
The LPC11U35FBD48/40EL features a 10-bit successive approximation register (SAR) ADC with multiplexing across eight input pins (AD0–AD7). Conversion is software- or timer-triggered, with configurable sample time and reference selection (VDDA or internal 3.3 V reference), supporting analog sensor interfacing in medical and industrial applications.
What debug interfaces are supported by the LPC11U35FBD48/40EL?
The LPC11U35FBD48/40EL supports both Serial Wire Debug (SWD) and standard JTAG interfaces. SWD is selected by pulling RESET/PIO0_0 HIGH during reset; JTAG is selected by pulling it LOW. Both interfaces provide full read/write memory access, breakpoint setting, and real-time variable inspection via compatible debug probes (e.g., LPC-Link2, CMSIS-DAP).
LPC11U35FBD48/40EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U35FBD48/40EL FAQ
1.How can I place an order for LPC11U35FBD48/40EL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U35FBD48/40EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U35FBD48/40EL reliable?
The price and inventory of LPC11U35FBD48/40EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U35FBD48/40EL is usually 5 days.
3.What payment methods are accepted for LPC11U35FBD48/40EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U35FBD48/40EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U35FBD48/40EL?
LPC11U35FBD48/40EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U35FBD48/40EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U35FBD48/40EL?
For technical support, including LPC11U35FBD48/40EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U35FBD48/40EL requirements.
6.How does Aetrix verify that LPC11U35FBD48/40EL is sourced from the original manufacturer or authorized distributors?
All LPC11U35FBD48/40EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U35FBD48/40EL meets industry standards.
7.What is the process for return or replacement of LPC11U35FBD48/40EL?
All LPC11U35FBD48/40EL units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U35FBD48/40EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U35FBD48/40EL part is unused and in its original packaging.
Return procedure for LPC11U35FBD48/40EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U35FBD48/40EL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

