My Inquiry
My Account
NXP Semiconductors LPC11U35FBD64/401,
- Part No.:
- LPC11U35FBD64/401,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U35FBD64/401,.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:24,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U35FBD64/401 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, operating at up to 50 MHz with 32 kB flash, 6 kB SRAM (4 kB main + 2 kB USB), and integrated Full-Speed USB 2.0 device controller. It delivers low-power embedded control for USB-connected peripherals requiring real-time I/O, analog sensing, and serial connectivity.
For engineers reviewing the LPC11U35FBD64/401 datasheet, LPC11U35FBD64/401 pinout, LPC11U35FBD64/401 application, or LPC11U35FBD64/401 equivalent, key selection criteria include USB device stack readiness, 10-bit ADC channel count, GPIO interrupt grouping capability, and support for RS-485/ISO 7816 smart card interfaces in industrial and medical edge devices.
Technical Context
The LPC11U35FBD64/401 implements a single-core ARM Cortex-M0 processor with NVIC and NMI support, paired with dual PLLs-one for CPU clock generation (up to 50 MHz) and a dedicated PLL for USB timing compliance. Its memory subsystem integrates 32 kB flash with ISP/IAP, 6 kB SRAM split into main and USB-dedicated banks, and 16 kB boot ROM containing power profiles and integer division routines.
Digital peripheral routing is managed via programmable IOCON registers, enabling dynamic function assignment across 40 GPIO pins-including eight with glitch filtering and two high-current sink pins (P0_4/P0_5). Analog functionality centers on an 8-channel 10-bit ADC with multiplexed inputs, while serial connectivity includes one USART with RS-485/smart card mode, two SSP controllers, and Fast-mode Plus I²C supporting 1 Mbit/s.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, supports Thumb-2 instruction set for compact code size vs. 8/16-bit MCUs. |
| Max Clock Frequency | 50 MHz - enables real-time response in USB audio streaming and sensor fusion applications. |
| Flash Memory | 32 kB - sufficient for full USB device stack plus application firmware with field-upgrade capability via ISP. |
| SRAM | 6 kB total (4 kB main + 2 kB USB) - isolates USB descriptor/buffer handling from application data space. |
| USB Interface | Full-Speed USB 2.0 device controller - supports HID, CDC, and MSC classes without external PHY. |
| ADC | 10-bit SAR with 8 input channels - provides direct sensor interface for medical thermistors or industrial voltage monitoring. |
| GPIO Pins | 40 general-purpose I/O - configurable as edge/level interrupts, grouped GPIO interrupts, or high-current drivers (20 mA sink/source). |
Pinout & Package
LPC11U35FBD64/401 is housed in a plastic low-profile quad flat package (LQFP64) with 64 leads, body size 10 × 10 × 1.4 mm, and standard 0.5 mm lead pitch. Pin assignments follow JEDEC MS-026AC, with dedicated VDD/VSS pairs for analog/digital domains and separate USB differential pair routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low reset with 20 ns glitch filter; doubles as debug select (LOW = JTAG, HIGH = SWD); must be pulled HIGH in Deep power-down mode. |
| USB_DP / USB_DM | USB differential pair | Full-Speed USB 2.0 D+ and D− signals compliant with USB specification rev 2.0; not 5 V tolerant; require controlled impedance routing. |
| PIO0_1/CLKOUT/USB_FTOGGLE | Multiplexed output | Provides 1 ms SOF toggle signal for USB host synchronization or configurable clock output (IRC/oscillator/PLL source). |
| PIO0_3/USB_VBUS | USB bus detection | Monitors presence of 5 V USB bus power; used by firmware to enable/disable USB device enumeration and suspend/resume logic. |
| PIO0_6/USB_CONNECT | SoftConnect control | Drives external 1.5 kΩ pull-up resistor to D+ under software control, enabling USB attach/detach without physical switch. |
| AD0–AD7 | Analog inputs | Eight 10-bit ADC channels mapped to GPIO pins PIO0_11 through PIO0_23 and PIO0_22; digital section disabled when configured as analog input. |
Key Features
| Feature | Design Value |
|---|---|
| Dual PLL architecture | Separate CPU and USB PLLs ensure precise 48 MHz USB timing independent of system clock source (crystal or IRC). |
| Programmable GPIO groups | Two GPIO group interrupt modules detect match/mismatch patterns across configurable pin sets-enabling hardware-accelerated button matrix or encoder decoding. |
| USB-ready boot ROM | Includes pre-certified USB device stack APIs and SoftConnect support-reducing firmware development time for HID/CDC class devices. |
| Power management unit (PMU) | Four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with wake-up sources including USB activity, GPIO, or watchdog-achieving sub-μA standby current. |
| Smart card interface | USART supports ISO/IEC 7816-3 asynchronous smart card protocol with automatic baud rate adaptation-validating use in secure medical ID readers. |
Applications
| USB Audio Interface | Industrial RS-485 Gateway |
|---|---|
Use Scenario: Embedded USB microphone array or speaker dongle connecting to PC or mobile host. IC Role / Device Role / Timing Role: USB 2.0 Full-Speed device controller managing audio isochronous transfers, sample-rate clock recovery, and HID volume control. Use Value: Integrated USB PHY eliminates external transceiver; 2 kB USB SRAM buffers audio packets; 50 MHz CPU handles real-time sample processing. | Use Scenario: DIN-rail mounted converter translating Modbus RTU over RS-485 to USB-CDC for SCADA host connection. IC Role / Device Role / Timing Role: Dual-role serial controller: USART in RS-485 half-duplex mode with automatic direction control, plus USB CDC ACM class endpoint. Use Value: Single-chip solution reduces BOM cost; GPIO-controlled RS-485 driver enable; 10-bit ADC monitors bus voltage for fault detection. |
| Medical Sensor Hub | Secure Smart Card Reader |
Use Scenario: Portable glucose meter or pulse oximeter aggregating analog sensor data and transmitting via USB to clinical software. IC Role / Device Role / Timing Role: 10-bit ADC sampling multiple biopotential sensors; USB HID reports calibrated values; low-power modes extend battery life. Use Value: 8-channel ADC supports multi-sensor correlation; Brownout detect with four thresholds ensures reliable operation during battery sag. | Use Scenario: Point-of-care diagnostic device reading encrypted patient ID cards compliant with ISO 7816-3. IC Role / Device Role / Timing Role: USART configured for smart card asynchronous protocol with precise bit timing, parity, and guard time control. Use Value: Hardware UART timing meets ISO 7816-3 T=0/T=1 requirements; internal 32-bit division routines accelerate cryptographic checksums. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U68JBD100 | 100-pin LQFP, 128 kB flash, 36 kB SRAM, USB HS capable, additional DMA and crypto engine. | Targets higher-bandwidth USB applications (e.g., video capture) and secure firmware updates. | Select when >32 kB flash or hardware AES acceleration is required; not pin-compatible. |
| LPC824M201JHI33 | 33-pin HVQFN, ARM Cortex-M0+, 16 kB flash, 4 kB SRAM, no USB device controller, lower power. | Suitable for cost-sensitive, non-USB sensor nodes where UART/I²C suffice. | Select for ultra-low-cost, USB-free designs; requires external USB bridge if connectivity needed. |
Compared with LPC11U68JBD100 and LPC824M201JHI33, the LPC11U35FBD64/401 uniquely balances USB Full-Speed integration, 32 kB flash headroom, and 40 GPIOs in a 64-pin LQFP-making it optimal for mid-tier USB peripheral designs where cost, footprint, and feature completeness intersect.
Availability
LPC11U35FBD64/401 is available at Aetrix Electronics and suitable for USB audio interfaces, industrial RS-485 gateways, medical sensor hubs, and secure smart card readers requiring stable component supply across production lifecycles.
Supply support for LPC11U35FBD64/401 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and interface IP.
The LPC11Uxx family was designed specifically for cost-sensitive, USB-connected embedded applications-emphasizing rapid time-to-market via integrated USB stacks, low-power operation, and simplified PCB layout with minimal external components.
FAQ
What USB device classes does the LPC11U35FBD64/401 natively support?
The LPC11U35FBD64/401 includes boot ROM APIs supporting HID, CDC ACM (virtual COM port), and MSC (mass storage) classes out of the box. These are implemented in firmware using the on-chip USB controller and 2 kB USB SRAM. No external USB PHY is required, and the LPC11U35FBD64/401 has been validated for Windows and Linux host enumeration without custom drivers in standard configurations.
Does the LPC11U35FBD64/401 support in-application programming (IAP) of flash memory?
Yes, the LPC11U35FBD64/401 supports IAP via ROM-based API calls that allow firmware to erase and reprogram flash sectors while executing from RAM or other flash regions. This capability is essential for field firmware updates and is documented in UM10462 (LPC11Uxx User Manual). The LPC11U35FBD64/401 requires no external tools to perform IAP once the bootloader is initialized.
How many ADC channels are accessible on the LPC11U35FBD64/401, and what is their resolution?
The LPC11U35FBD64/401 features an 8-channel, 10-bit successive approximation register (SAR) ADC. All eight inputs (AD0–AD7) are routed to GPIO pins PIO0_11 through PIO0_23 and PIO0_22. Each channel supports programmable sample time and burst mode acquisition, with conversion results stored in dedicated registers accessible via APB bus. The ADC reference is tied to VDD, enabling ratiometric measurements.
Can the LPC11U35FBD64/401 operate from a 1.8 V supply?
No, the LPC11U35FBD64/401 requires a minimum VDD of 2.4 V and operates across 2.4 V to 3.6 V. While some GPIO pins are 5 V tolerant, the core logic and analog blocks-including the ADC and USB transceiver-are specified only for 2.4–3.6 V operation. Using 1.8 V will prevent proper reset release, flash access, and USB functionality. For 1.8 V systems, consider the LPC80x series instead.
Is the LPC11U35FBD64/401 pin-compatible with any other NXP MCU families?
The LPC11U35FBD64/401 shares functional pin compatibility with the LPC134x series for common peripherals (GPIO, USART, SSP, I²C), but it is not mechanically pin-compatible due to differing package sizes (LQFP64 vs. LQFP48/TFBGA48). Signal mapping differs significantly in the upper pin count range, and USB-specific pins (USB_DP/DM) occupy unique locations. Migration requires PCB redesign, though firmware reuse is possible via CMSIS abstraction layers.
LPC11U35FBD64/401, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U35FBD64/401, FAQ
1.How can I place an order for LPC11U35FBD64/401, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U35FBD64/401, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U35FBD64/401, reliable?
The price and inventory of LPC11U35FBD64/401, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U35FBD64/401, is usually 5 days.
3.What payment methods are accepted for LPC11U35FBD64/401,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U35FBD64/401, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U35FBD64/401,?
LPC11U35FBD64/401, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U35FBD64/401, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U35FBD64/401,?
For technical support, including LPC11U35FBD64/401, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U35FBD64/401, requirements.
6.How does Aetrix verify that LPC11U35FBD64/401, is sourced from the original manufacturer or authorized distributors?
All LPC11U35FBD64/401, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U35FBD64/401, meets industry standards.
7.What is the process for return or replacement of LPC11U35FBD64/401,?
All LPC11U35FBD64/401, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U35FBD64/401,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U35FBD64/401, part is unused and in its original packaging.
Return procedure for LPC11U35FBD64/401,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U35FBD64/401, Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
