My Inquiry
My Account
NXP Semiconductors LPC11U35FBD64/40EL
- Part No.:
- LPC11U35FBD64/40EL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U35FBD64/40EL.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U35FBD64/40EL from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, operating at up to 50 MHz with 64 kB flash, 10 kB SRAM (8 kB + 2 kB USB), 4 kB EEPROM, full-speed USB 2.0 device controller, and USART supporting RS-485/smart card modes - deployed in USB audio devices and handheld scanners requiring integrated connectivity and low-power operation.
For engineers reviewing the LPC11U35FBD64/40EL datasheet, LPC11U35FBD64/40EL pinout, LPC11U35FBD64/40EL application, or LPC11U35FBD64/40EL equivalent, key selection criteria include USB device stack support in ROM, 54 GPIO pins with configurable pull-up/pull-down and interrupt capability, 10-bit 8-channel ADC, dual SSP interfaces, and I²C-bus Fast-mode Plus (1 Mbit/s) - all within industrial temperature range (–40 °C to +85 °C) and single 3.3 V supply.
Technical Context
The LPC11U35FBD64/40EL implements an ARM Cortex-M0 core with NVIC and NMI support, paired with dedicated USB PLL and main system PLL for independent clock domain management. Its memory subsystem integrates 64 kB flash with 4 kB sector erase and 256-byte page erase, plus 4 kB byte-erasable EEPROM with on-chip API.
Peripheral architecture includes one USART with fractional baud rate generator, FIFO, modem control, and ISO 7816-3 smart card interface; two SSP controllers with multi-protocol FIFOs; and a 10-bit ADC with 8 multiplexed inputs. Power management features four reduced-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with wake-up via GPIO, watchdog, or USB activity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation - enables deterministic real-time control with Thumb-2 instruction set and low code footprint vs 8/16-bit MCUs. |
| Memory | 64 kB flash (sector/page erase), 4 kB EEPROM (byte-erasable), 10 kB SRAM (8 kB general + 2 kB USB) - supports firmware updates over USB and non-volatile data logging without external storage. |
| USB Interface | Full-speed USB 2.0 device controller with ROM-based drivers - eliminates need for external USB PHY and reduces BOM cost; supports SoftConnect via PIO0_6. |
| Analog Peripherals | 10-bit ADC with 8 input channels (AD0–AD7), programmable sampling - suitable for sensor interfacing in medical and industrial monitoring applications. |
| Digital Interfaces | 1× USART (RS-485/9-bit/smart card), 2× SSP (SPI/I²S), 1× I²C-bus (Fast-mode Plus, 1 Mbit/s), 54 GPIO - enables multi-protocol communication and flexible peripheral expansion. |
| Power & Temp | Single 3.3 V supply (1.8–3.6 V), –40 °C to +85 °C operating range, four low-power modes - meets industrial and consumer environmental requirements with minimal external regulation. |
Pinout & Package
LQFP64 package: plastic low-profile quad flat package, 64 leads, body size 10 × 10 × 1.4 mm, lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | External reset with 20 ns glitch filter; also selects JTAG vs SWD debug mode - critical for reliable boot and debug configuration. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 physical interface; requires 27 Ω series resistors and proper PCB routing for EMI compliance. |
| PIO0_18/RXD / PIO0_19/TXD | USART receive/transmit | Primary UART interface for ISP, debugging, and host communication; supports hardware flow control (RTS/CTS) and synchronous mode. |
| PIO0_4/SCL / PIO0_5/SDA | I²C-bus clock/data | Open-drain I²C interface with Fast-mode Plus support (1 Mbit/s); internal pull-ups enabled after reset except on true open-drain pins. |
| PIO0_23/AD7 | ADC input channel 7 | One of eight 10-bit analog inputs; shares pin with GPIO and supports internal reference or external VREF selection. |
| VDD / VSS | Power supply / ground | Multiple VDD/VSS pairs distributed across package for noise reduction; decoupling capacitors required per datasheet layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB drivers | Reduces flash usage by ~8 kB and accelerates USB enumeration; enables firmware updates directly over USB without external bootloader. |
| 4 kB EEPROM with byte-level access | Eliminates need for external serial EEPROM; supports wear-leveling and parameter storage with guaranteed 100k write cycles. |
| Programmable Windowed Watchdog Timer (WWDT) | Prevents runaway code execution with time-windowed refresh requirement; uses dedicated low-power WDO oscillator for reliability during sleep modes. |
| GPIO interrupt grouping | Two GPIO grouped interrupt modules allow pattern-matching on up to 8 pins per group - enables efficient keypad scanning or status monitoring without CPU polling. |
| High-current GPIO drivers | 20 mA source on one pin and 20 mA sink on true open-drain pins - drives LEDs, relays, or level-shifters directly without external buffers. |
Applications
| USB Audio Devices | Handheld Scanners |
|---|---|
Use Scenario: Embedded USB audio class device transmitting PCM data to PC or mobile host. IC Role / Device Role / Timing Role: USB device controller handles enumeration and isochronous transfers; USART interfaces with audio codec; 50 MHz CPU manages sample buffering and format conversion. Use Value: ROM-based USB stack ensures Class Compliance without flash overhead; 10 kB SRAM accommodates double-buffered 48 kHz stereo streams. |
Use Scenario: Battery-powered barcode scanner with laser trigger, decode engine, and USB HID interface. IC Role / Device Role / Timing Role: MCU executes decode algorithm, controls laser driver via GPIO, manages battery voltage monitoring via ADC, and presents as HID keyboard over USB. Use Value: Deep-sleep mode draws <10 µA; 54 GPIO support matrix keypad and multiple sensor inputs; USB HID class eliminates custom driver development. |
| Medical Sensors | Industrial Control Panels |
Use Scenario: Portable pulse oximeter with analog front-end, OLED display, and USB data export. IC Role / Device Role / Timing Role: 10-bit ADC samples photodiode signals; USB transfers logged SpO₂ data; GPIO drives display enable and buzzer. Use Value: 4 kB EEPROM stores calibration coefficients and patient history; industrial temp range ensures reliability in clinical environments. |
Use Scenario: DIN-rail mounted HMI panel with pushbuttons, LED indicators, and RS-485 Modbus RTU communication to PLCs. IC Role / Device Role / Timing Role: USART configured in RS-485 mode with automatic direction control; GPIO manages 16-button matrix and 8 LED outputs. Use Value: Hardware USART RS-485 support eliminates external transceiver logic; 54 GPIO enable scalable I/O without expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U36FBD64/40EL | 96 kB flash, same 10 kB SRAM, 4 kB EEPROM, identical peripherals and pinout - no I/O Handler. | Supports larger firmware images (e.g., USB CDC ACM + HID composite devices) without memory constraints. | Select when firmware exceeds 64 kB or requires extended feature sets while retaining identical hardware layout and software compatibility. |
| LPC11U37FBD64/50EL | 128 kB flash, 12 kB SRAM (8+2+2), same peripherals, adds I/O Handler hardware engine - not present in LPC11U35FBD64/40EL. | Enables hardware emulation of UART/I²C/I²S with near-zero CPU load - ideal for multi-protocol sensor hubs. | Choose when offloading serial protocol processing is required and additional flash/SRAM justifies cost premium. |
Compared with LPC11U36FBD64/40EL and LPC11U37FBD64/50EL, the LPC11U35FBD64/40EL delivers optimal balance of USB integration, GPIO count, and memory for cost-sensitive embedded USB devices where firmware size stays under 64 kB and I/O Handler acceleration is unnecessary.
Availability
LPC11U35FBD64/40EL is available at Aetrix Electronics and suitable for USB audio devices, handheld scanners, and medical sensors requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for LPC11U35FBD64/40EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11U3x product line targets cost-sensitive, USB-connected embedded applications - delivering ARM Cortex-M0 performance with integrated USB device functionality, low-power operation, and robust peripheral sets for rapid prototyping and production deployment.
FAQ
What is the maximum CPU frequency supported by the LPC11U35FBD64/40EL?
The LPC11U35FBD64/40EL operates at a maximum CPU frequency of 50 MHz, achieved using either the internal 12 MHz IRC oscillator with PLL multiplication or an external crystal (1–25 MHz) with PLL. This frequency is fully supported across the industrial temperature range (–40 °C to +85 °C) and single 3.3 V supply.
Does the LPC11U35FBD64/40EL include USB device firmware in ROM?
Yes, the LPC11U35FBD64/40EL includes ROM-based USB device drivers compliant with USB 2.0 full-speed specification. These drivers support standard device classes including HID and CDC ACM, enabling USB enumeration and data transfer without consuming flash memory or requiring external USB PHY components.
How many GPIO pins does the LPC11U35FBD64/40EL provide, and what special functions do they support?
The LPC11U35FBD64/40EL provides up to 54 general-purpose I/O pins in its LQFP64 package. These support configurable pull-up/pull-down resistors, repeater mode, open-drain operation, edge/level-sensitive interrupts, and GPIO grouped interrupt pattern matching - enabling direct interface with buttons, LEDs, sensors, and industrial I/O without external logic.
What are the memory resources available on the LPC11U35FBD64/40EL?
The LPC11U35FBD64/40EL integrates 64 kB of on-chip flash memory (with 4 kB sector and 256 byte page erase), 4 kB of byte-erasable EEPROM, and 10 kB of SRAM (8 kB general-purpose + 2 kB dedicated to USB). All memory blocks are accessible via AHB/APB buses with zero-wait-state operation at 50 MHz.
Is the LPC11U35FBD64/40EL compatible with the LPC11U37HFBD64/401 in terms of pinout and software?
The LPC11U35FBD64/40EL and LPC11U37HFBD64/401 share identical LQFP64 pinout and core peripheral register map, ensuring PCB layout compatibility. However, the LPC11U37HFBD64/401 adds the I/O Handler hardware engine and 128 kB flash - software using I/O Handler features will not run on the LPC11U35FBD64/40EL without modification.
LPC11U35FBD64/40EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U35FBD64/40EL FAQ
1.How can I place an order for LPC11U35FBD64/40EL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U35FBD64/40EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U35FBD64/40EL reliable?
The price and inventory of LPC11U35FBD64/40EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U35FBD64/40EL is usually 5 days.
3.What payment methods are accepted for LPC11U35FBD64/40EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U35FBD64/40EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U35FBD64/40EL?
LPC11U35FBD64/40EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U35FBD64/40EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U35FBD64/40EL?
For technical support, including LPC11U35FBD64/40EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U35FBD64/40EL requirements.
6.How does Aetrix verify that LPC11U35FBD64/40EL is sourced from the original manufacturer or authorized distributors?
All LPC11U35FBD64/40EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U35FBD64/40EL meets industry standards.
7.What is the process for return or replacement of LPC11U35FBD64/40EL?
All LPC11U35FBD64/40EL units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U35FBD64/40EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U35FBD64/40EL part is unused and in its original packaging.
Return procedure for LPC11U35FBD64/40EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U35FBD64/40EL Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
