My Inquiry
My Account
NXP Semiconductors LPC11U37FBD64/401,
- Part No.:
- LPC11U37FBD64/401,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U37FBD64/401,.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,329
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U37FBD64/401 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, featuring 128 kB flash, 10 kB SRAM (8 kB SRAM0 + 2 kB USB SRAM), 4 kB EEPROM, full-speed USB 2.0 device controller, and RS-485-capable USART - deployed in industrial control systems requiring embedded USB connectivity and deterministic real-time I/O.
For engineers reviewing the LPC11U37FBD64/401 datasheet, LPC11U37FBD64/401 pinout, LPC11U37FBD64/401 application, or LPC11U37FBD64/401 equivalent, key selection criteria include USB device stack support in ROM, 54 GPIO pins with configurable interrupt grouping, 10-bit ADC with 8-channel multiplexing, and low-power Deep-sleep/Power-down modes with wake-up via USB activity or GPIO.
Technical Context
The LPC11U37FBD64/401 implements an ARM Cortex-M0 core running at up to 50 MHz, paired with a dedicated USB PLL and system PLL for independent clock domain management. Its memory subsystem includes 128 kB flash with 4 kB sector erase, 4 kB byte-erasable EEPROM, and dual SRAM banks (8 kB general-purpose + 2 kB USB-dedicated) enabling concurrent USB data buffering and application execution.
Peripheral integration centers on hardware-assisted serial communication: one USART supporting RS-485/9-bit mode and ISO 7816 smart card interface, two SSP controllers with FIFO and multi-protocol capability, and an I²C-bus interface compliant with Fast-mode Plus (1 Mbit/s). It lacks the I/O Handler - confirmed by Table 2, which lists "no" under I/O Handler for LPC11U37FBD64/401 (distinct from LPC11U37HFBD64/401).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 50 MHz max - delivers deterministic real-time response with Thumb-2 instruction set and NVIC for low-latency interrupt handling. |
| Memory | 128 kB flash (sector/page erase), 10 kB SRAM (8 kB + 2 kB USB), 4 kB EEPROM - enables firmware updates via ISP/IAP and persistent configuration storage without external components. |
| USB Interface | Full-speed USB 2.0 device controller with ROM-based drivers - supports HID, CDC, and mass storage class implementations without consuming flash or CPU cycles for enumeration. |
| ADC | 10-bit SAR ADC with 8 input channels - provides sufficient resolution for sensor interfacing in industrial monitoring applications. |
| GPIO | 54 general-purpose I/O pins with programmable pull-up/down, repeater, and open-drain modes - supports flexible peripheral routing and level-shifting in mixed-voltage systems. |
| Timers | Four counter/timers (two 32-bit, two 16-bit) with up to 13 match outputs and 8 capture inputs - enables precise PWM generation, input capture for encoder signals, and watchdog supervision. |
| Power Modes | Sleep, Deep-sleep, Power-down, and Deep power-down - reduces current draw to <10 µA in Deep power-down with wake-up via USB VBUS or dedicated WAKEUP pin. |
Pinout & Package
LQFP64 package (10 × 10 × 1.4 mm, SOT314-2); 64-pin quad flat layout with exposed thermal pad (not electrically connected). Pin functions are multiplexed across GPIO ports 0 and 1, with dedicated USB (USB_DP/USB_DM/USB_VBUS/USB_CONNECT), debug (SWDIO/SWCLK), and clock (XTALIN/XTALOUT/CLKOUT) terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| USB_DP / USB_DM | Differential USB 2.0 data pair | Full-speed (12 Mbps) USB device signaling; requires 1.5 kΩ pull-up on USB_DP for SoftConnect enumeration. |
| USB_VBUS | USB bus voltage monitor input | Active-HIGH detection of host-supplied 5 V; triggers USB initialization and powers internal USB PHY regulators. |
| RESET/PIO0_0 | Asynchronous reset input | 50 ns minimum pulse width; also selects SWD/JTAG debug interface mode based on logic level during reset. |
| SWDIO / SWCLK | Serial Wire Debug interface | Two-pin debug access replacing JTAG; enables flash programming, breakpoints, and real-time register inspection. |
| XTALIN / XTALOUT | Crystal oscillator connection | Supports 1–25 MHz crystals; internal oscillator (12 MHz IRC) available as fallback clock source if crystal fails. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | Multi-function GPIO pin | Configurable as ADC input, timer match output, or Deep power-down wake-up trigger with 20 ns glitch filter. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB stack | Eliminates 8–12 kB flash usage and CPU overhead for USB enumeration and descriptor handling - accelerates development of CDC/HID devices. |
| Byte-programmable EEPROM | 4 kB on-chip nonvolatile memory with API support - stores calibration data, device IDs, or field-updatable parameters without external EEPROM. |
| RS-485/9-bit USART | Hardware support for half-duplex differential bus communication with automatic direction control - simplifies industrial Modbus RTU node design. |
| Programmable Windowed Watchdog (WWDT) | Dedicated low-power oscillator ensures fail-safe recovery even during deep sleep - prevents lock-up in unattended remote deployments. |
| Multiple power domains | Independent SRAM banks (SRAM0 + USB SRAM) allow selective retention during low-power modes - preserves USB context while minimizing leakage. |
Applications
| Industrial Sensor Node | USB Human Interface Device (HID) |
|---|---|
Use Scenario: Remote temperature/humidity monitoring unit with Modbus RTU over RS-485 and local USB configuration port. IC Role / Device Role / Timing Role: Main system controller executing sensor acquisition, RS-485 protocol stack, and USB CDC virtual COM interface. Use Value: Integrated 10-bit ADC and RS-485 USART reduce BOM count; ROM USB drivers enable plug-and-play configuration without host driver installation. |
Use Scenario: Programmable mechanical keyboard with per-key RGB lighting and macro recording via USB HID interface. IC Role / Device Role / Timing Role: USB HID endpoint managing key matrix scanning, debouncing, and report packet generation at 125 Hz polling rate. Use Value: 54 GPIO pins support large key matrices and LED drivers; 50 MHz Cortex-M0 ensures sub-millisecond scan latency and real-time macro playback. |
| Medical Diagnostic Handheld | Smart Card Reader Module |
Use Scenario: Portable blood glucose meter with LCD display, button interface, and USB data export to clinic PC. IC Role / Device Role / Timing Role: Central MCU coordinating analog front-end (ADC), user interface, and USB mass storage emulation for log file transfer. Use Value: 4 kB EEPROM stores calibration coefficients and patient history; USB device mode allows direct file drag-and-drop without proprietary software. |
Use Scenario: Contact-based smart card reader for access control systems using ISO 7816-3 asynchronous protocol. IC Role / Device Role / Timing Role: Smart card interface controller providing precise bit timing, voltage regulation, and T=0 protocol handling. Use Value: Dedicated USART with built-in smart card support eliminates external UART-to-card interface ICs and reduces PCB footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U37HFBD64/401 | Includes I/O Handler hardware engine and 2 kB additional SRAM (12 kB total); same flash/EEPROM/peripherals. | Required for hardware-emulated UART/I²C/I²S offloading; suitable when CPU load reduction is critical. | Select only if I/O Handler functionality is needed - LPC11U37FBD64/401 lacks this block entirely. |
| LPC11U68JBD100/401 | Higher performance (50 MHz Cortex-M0+), 256 kB flash, 36 kB SRAM, USB HS support, and enhanced security features (AES, RNG). | Targets USB host applications, secure firmware updates, and larger code bases where LPC11U37FBD64/401 flash is insufficient. | Choose for future-proofing or when migrating from LPC11U3x to LPC11U6x family with pin-compatible LQFP100 footprint. |
Compared with LPC11U37HFBD64/401, the LPC11U37FBD64/401 omits the I/O Handler - reducing cost and complexity for designs not requiring hardware-accelerated serial emulation. Versus LPC11U68JBD100/401, it trades higher memory and USB speed for lower BOM cost and simpler power sequencing in resource-constrained edge nodes.
Availability
LPC11U37FBD64/401 is available at Aetrix Electronics and suitable for industrial control, medical diagnostics, and USB peripheral applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant LQFP packaging.
Supply support for LPC11U37FBD64/401 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11U3x product line targets cost-sensitive, USB-connected embedded applications - delivering ARM Cortex-M0 performance with integrated USB device functionality, low-power operation, and robust peripheral sets for rapid prototyping and production deployment.
FAQ
What is the maximum operating frequency of the LPC11U37FBD64/401?
The LPC11U37FBD64/401 operates at a maximum CPU frequency of 50 MHz, achieved using either the internal 12 MHz IRC oscillator with PLL multiplication or an external crystal (1–25 MHz) fed into the system oscillator. This frequency is fully supported across its specified industrial temperature range (−40 °C to +85 °C) and 1.8–3.6 V supply voltage.
Does the LPC11U37FBD64/401 include an I/O Handler hardware block?
No, the LPC11U37FBD64/401 does not include the I/O Handler. According to Table 2 in the official datasheet, "I/O Handler" is marked "no" for this part number, distinguishing it from the LPC11U37HFBD64/401 variant. The I/O Handler is exclusive to the "H" suffix version and cannot be enabled or emulated in LPC11U37FBD64/401 firmware.
How much SRAM is available on the LPC11U37FBD64/401, and how is it allocated?
The LPC11U37FBD64/401 provides 10 kB of total SRAM: 8 kB designated as SRAM0 for general application use and 2 kB reserved as USB SRAM for endpoint buffer management. This allocation is fixed in silicon and enables concurrent USB data transfers and application execution without memory contention.
Can the LPC11U37FBD64/401 operate in Deep power-down mode with USB wake-up capability?
No - Deep power-down mode disables the USB PHY and associated circuitry. Wake-up from Deep power-down is supported only via the dedicated WAKEUP pin (PIO0_16) or external reset. USB activity can wake the device from Deep-sleep or Power-down modes, but not from Deep power-down, as confirmed in Section 2.7 of the datasheet.
What debug interfaces are supported by the LPC11U37FBD64/401?
The LPC11U37FBD64/401 supports Serial Wire Debug (SWD) using SWDIO and SWCLK pins, and legacy JTAG via TDI/TDO/TMS/TRST/RESET. SWD is the recommended interface due to its two-pin efficiency and full debug capability, including flash programming, real-time variable inspection, and breakpoint management - all natively supported by LPCXpresso and SEGGER tools.
LPC11U37FBD64/401, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U37FBD64/401, FAQ
1.How can I place an order for LPC11U37FBD64/401, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U37FBD64/401, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U37FBD64/401, reliable?
The price and inventory of LPC11U37FBD64/401, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U37FBD64/401, is usually 5 days.
3.What payment methods are accepted for LPC11U37FBD64/401,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U37FBD64/401, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U37FBD64/401,?
LPC11U37FBD64/401, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U37FBD64/401, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U37FBD64/401,?
For technical support, including LPC11U37FBD64/401, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U37FBD64/401, requirements.
6.How does Aetrix verify that LPC11U37FBD64/401, is sourced from the original manufacturer or authorized distributors?
All LPC11U37FBD64/401, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U37FBD64/401, meets industry standards.
7.What is the process for return or replacement of LPC11U37FBD64/401,?
All LPC11U37FBD64/401, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U37FBD64/401,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U37FBD64/401, part is unused and in its original packaging.
Return procedure for LPC11U37FBD64/401,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U37FBD64/401, Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
