My Inquiry
My Account
NXP Semiconductors LPC11U37FBD64/501,
- Part No.:
- LPC11U37FBD64/501,
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U37FBD64/501,.pdf
- Description:
- LPC11U37 - Scalable 32-bit Micro
- Quantity:
- Payment:
- Shipping:
Inventory:5,299
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U37FBD64/501 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, operating at up to 50 MHz CPU frequency, featuring 32 kB flash, 6 kB SRAM (4 kB main + 2 kB USB), full-speed USB 2.0 device controller, 10-bit ADC with 8 channels, and up to 40 GPIO pins - deployed in industrial control systems requiring embedded USB connectivity and low-power operation.
For engineers reviewing the LPC11U37FBD64/501 datasheet, LPC11U37FBD64/501 pinout, LPC11U37FBD64/501 application, or LPC11U37FBD64/501 equivalent, key selection criteria include USB device stack readiness, fractional-baud USART for RS-485/ISO 7816 smart card support, dual SSP interfaces for SPI/SSI/Microwire, I²C Fast-mode Plus (1 Mbit/s), and wake-up capability from Deep power-down mode via dedicated WAKEUP pin.
Technical Context
The LPC11U37FBD64/501 implements a single-core ARM Cortex-M0 processor with NVIC and NMI support, paired with two independent PLLs - one for system clock (up to 50 MHz) and a dedicated USB PLL - enabling simultaneous high-performance CPU execution and glitch-free USB signaling. Its memory subsystem integrates boot ROM with ISP/IAP firmware, 32 kB flash with sector erase, and segregated SRAM banks optimized for general use and USB packet buffering.
Digital peripheral routing is managed through programmable IOCON registers per pin, supporting configurable pull-up/down, repeater mode, open-drain, and glitch filtering on eight GPIOs. The USB interface operates in full-speed mode only (12 Mbps), with hardware-assisted SoftConnect via USB_CONNECT pin and VBUS sensing on PIO0_3 - no USB host or OTG functionality is present.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, supports Thumb-2 instruction set and NVIC interrupt handling. |
| Max Clock Frequency | 50 MHz - achieved via PLL using internal 12 MHz IRC or external crystal (1–25 MHz). |
| Flash Memory | 32 kB - supports in-system programming (ISP) and in-application programming (IAP) via boot ROM routines. |
| SRAM | 6 kB total: 4 kB main RAM + 2 kB dedicated USB RAM - enables double-buffered USB endpoint operation. |
| USB Interface | Full-speed USB 2.0 device controller - no host/OTG; includes hardware SoftConnect, VBUS detection, and 1 ms SOF toggle output. |
| ADC | 10-bit SAR ADC with 8 input channels (AD0–AD7) - supports single-ended sampling, no differential mode or hardware averaging. |
| I²C Bus | Fast-mode Plus compliant (1 Mbit/s) - supports multiple address recognition and monitor mode; SCL/SDA pins are true open-drain with high-current sink when enabled. |
| GPIO Pins | Up to 40 programmable I/O pins - eight support digital glitch filtering; P0_7 provides 20 mA high-current source; P0_4/P0_5 provide 20 mA high-current sink in open-drain mode. |
Pinout & Package
Package: LQFP64 (plastic low-profile quad flat package; 64 leads; body 10 × 10 × 1.4 mm; standard JEDEC MO-137AC).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO port 0 pin 0 | Active-low reset with 20 ns glitch filter; also debug select input (LOW = JTAG, HIGH = SWD); must be pulled HIGH externally in Deep power-down mode. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 D+ and D− lines; not 5 V tolerant; require 1.5 kΩ pull-up on DP for device enumeration. |
| PIO0_3/USB_VBUS | USB bus voltage monitor | Dedicated input to detect presence of 5 V USB power; used by firmware to enable/disable USB transceiver and enter suspend/resume states. |
| PIO0_6/USB_CONNECT | Software-controlled USB connect | Drives external 1.5 kΩ pull-up resistor under firmware control - enables SoftConnect for dynamic USB attachment without hardware switch. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | Wake-up trigger / ADC input / timer match / GPIO | Dedicated Deep power-down wake-up pin with 50 ns pulse sensitivity; also serves as ADC channel 5 and 32-bit timer 1 match output 3. |
Key Features
| Feature | Design Value |
|---|---|
| Dual PLL architecture | Separate system PLL (for CPU/bus) and USB PLL (for 48 MHz USB clock) eliminate timing conflicts between core performance and USB compliance. |
| USB SoftConnect | Software-controllable USB connection via PIO0_6 eliminates need for external mechanical switch or MOSFET, simplifying board layout and enabling firmware-driven USB attach/detach. |
| Power management unit (PMU) | Four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with selective wake-up sources including GPIO, USB activity, watchdog, and dedicated WAKEUP pin. |
| ROM-based integer division | 32-bit signed/unsigned integer division routines in boot ROM reduce code footprint and avoid runtime library dependencies in resource-constrained firmware. |
| Smart card interface support | USART configured in asynchronous ISO 7816-3 mode enables direct connection to contact-based smart cards without external level-shifting or protocol translation ICs. |
Applications
| Industrial Control Gateway | USB Audio Peripheral |
|---|---|
Use Scenario: Compact field gateway aggregating Modbus RTU sensor data over RS-485 and forwarding to PC via USB CDC ACM class. IC Role / Device Role / Timing Role: Primary MCU executing protocol translation, managing dual UARTs (one for RS-485 transceiver, one for USB CDC), and buffering packets in segregated SRAM banks. Use Value: Integrated RS-485 USART with fractional baud rate generator ensures precise 9600–115200 bps timing across temperature; USB device controller eliminates need for external USB bridge IC. | Use Scenario: Low-cost USB headset with analog microphone input, DAC audio playback, and volume control buttons. IC Role / Device Role / Timing Role: USB audio device controller handling USB Audio Class 1.0 descriptors, I²S or PCM interface to codec, and GPIO-managed button inputs. Use Value: 2 kB USB SRAM enables double-buffered isochronous IN/OUT endpoints; 10-bit ADC reads potentiometer for analog volume control without external ADC. |
| Medical Handheld Scanner | Consumer Peripheral Hub |
Use Scenario: Battery-powered barcode scanner with laser diode driver, photodiode signal conditioning, and USB HID keyboard emulation. IC Role / Device Role / Timing Role: Real-time scanner controller managing laser timing, ADC sampling of photodiode output, and USB HID report generation with zero-latency interrupt response. Use Value: High-current GPIO (P0_7 source, P0_4/P0_5 sink) directly drives laser diode and phototransistor bias; WAKEUP pin enables instant resume from Deep power-down after button press. | Use Scenario: Multi-interface adapter connecting legacy PS/2 keyboard/mouse to modern USB host via embedded translation firmware. IC Role / Device Role / Timing Role: Protocol translator bridging PS/2 serial timing (10–16.7 kHz clock) to USB HID reports, with GPIO-managed clock/data lines and USB descriptor handling. Use Value: Programmable glitch filter on eight GPIOs rejects noise from long PS/2 cables; boot ROM ISP allows field firmware updates without JTAG debugger. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U68JBD100 | 100-pin LQFP, 128 kB flash, 36 kB SRAM, USB HS capable, additional peripherals (CAN, Ethernet MAC), higher power consumption. | Targeted at complex USB host/device hybrids and networked edge nodes - not drop-in compatible due to pin count, voltage, and peripheral mismatch. | Select only if scaling beyond 32 kB flash or requiring CAN/Ethernet; requires PCB redesign and firmware adaptation. |
| LPC824M201JHI33 | 33-pin HVQFN, ARM Cortex-M0+, 16 kB flash, 4 kB SRAM, no USB device controller, lower cost, smaller footprint. | Suitable for non-USB embedded control where size/cost dominate - lacks USB PHY, VBUS sense, and SoftConnect capability entirely. | Choose when USB is unnecessary and BOM cost reduction is critical; incompatible for any USB-dependent design. |
Compared with LPC11U68JBD100 and LPC824M201JHI33, the LPC11U37FBD64/501 uniquely balances USB device functionality, 32 kB flash headroom, and LQFP64 routability - making it optimal for mid-complexity USB peripherals where full-speed device operation, RS-485 support, and smart card compatibility are mandatory.
Availability
LPC11U37FBD64/501 is available at Aetrix Electronics and suitable for industrial control gateways, medical handheld scanners, USB audio peripherals, and consumer peripheral hubs requiring stable component supply and long-term manufacturability.
Supply support for LPC11U37FBD64/501 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11Uxx series was designed specifically for cost-sensitive, USB-connected embedded applications requiring low power, small footprint, and rapid time-to-market - emphasizing integrated USB device stack readiness and minimal external component count.
FAQ
Does the LPC11U37FBD64/501 support USB host mode or OTG functionality?
No, the LPC11U37FBD64/501 implements only a full-speed USB 2.0 device controller. It lacks USB host controller logic, VBUS powering capability, and ID pin detection required for OTG operation. All USB communication must originate from a host system, and the LPC11U37FBD64/501 responds as a peripheral device only.
What is the maximum number of GPIO pins available on the LPC11U37FBD64/501 in LQFP64 package?
The LPC11U37FBD64/501 provides up to 40 general-purpose I/O pins in the LQFP64 package. Pin assignments are defined in the IOCON register configuration; unused pins may be configured as inputs with pull-up/down or left unconnected (with external termination recommended to minimize leakage current).
Can the LPC11U37FBD64/501 operate without an external crystal oscillator?
Yes, the LPC11U37FBD64/501 can operate using its internal 12 MHz IRC oscillator as the system clock source. The crystal oscillator (1–25 MHz) is optional; if unused, XTALIN should be grounded and XTALOUT left floating to reduce noise susceptibility, as specified in the datasheet.
Is the LPC11U37FBD64/501 pin-compatible with other members of the LPC11Uxx family?
The LPC11U37FBD64/501 shares the same LQFP64 footprint and core peripheral mapping with LPC11U3x variants (e.g., LPC11U35, LPC11U36), but is not pin-compatible with LPC11U1x (LQFP48/HVQFN33) or LPC11U2x (LQFP48) families. Always verify pin function allocation against the specific variant's datasheet before PCB reuse.
Does the LPC11U37FBD64/501 include hardware support for ISO 7816-3 smart card communication?
Yes, the LPC11U37FBD64/501 USART supports asynchronous smart card interface per ISO 7816-3 when configured in appropriate mode with precise baud rate generation and guard time control. This capability is implemented in firmware using the built-in fractional baud rate generator and FIFO - no external protocol controller is required.
LPC11U37FBD64/501, Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11U3x
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U37FBD64/501, FAQ
1.How can I place an order for LPC11U37FBD64/501, through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U37FBD64/501, on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U37FBD64/501, reliable?
The price and inventory of LPC11U37FBD64/501, are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U37FBD64/501, is usually 5 days.
3.What payment methods are accepted for LPC11U37FBD64/501,?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U37FBD64/501, transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U37FBD64/501,?
LPC11U37FBD64/501, orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U37FBD64/501, order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U37FBD64/501,?
For technical support, including LPC11U37FBD64/501, datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U37FBD64/501, requirements.
6.How does Aetrix verify that LPC11U37FBD64/501, is sourced from the original manufacturer or authorized distributors?
All LPC11U37FBD64/501, products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U37FBD64/501, meets industry standards.
7.What is the process for return or replacement of LPC11U37FBD64/501,?
All LPC11U37FBD64/501, units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U37FBD64/501,, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U37FBD64/501, part is unused and in its original packaging.
Return procedure for LPC11U37FBD64/501,:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U37FBD64/501, Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
