My Inquiry
My Account
NXP Semiconductors LPC11U37FBD64/50EL
- Part No.:
- LPC11U37FBD64/50EL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U37FBD64/50EL.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:573
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U37FBD64/50EL from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller in LQFP64 package, operating at up to 50 MHz with 128 kB flash, 12 kB SRAM (including 2 kB USB SRAM), 4 kB EEPROM, full-speed USB 2.0 device controller, USART with RS-485/smart card support, 10-bit ADC (8 channels), and up to 54 GPIO pins - deployed in USB audio devices and handheld scanners requiring integrated connectivity and low-power operation.
For engineers reviewing the LPC11U37FBD64/50EL datasheet, LPC11U37FBD64/50EL pinout, LPC11U37FBD64/50EL application, or LPC11U37FBD64/50EL equivalent, key selection criteria include USB device stack support in ROM, fractional baud rate generation for precise serial timing, I2C Fast-mode Plus (1 Mbit/s), dual SSP interfaces, and wake-up capability from Deep power-down mode via dedicated WAKEUP pin.
Technical Context
The LPC11U37FBD64/50EL integrates a single-core ARM Cortex-M0 CPU with NVIC and NMI support, paired with a dedicated USB PLL and main system PLL enabling independent clock domains for USB and CPU operation. Its memory subsystem includes 128 kB flash with sector/page erase, 4 kB byte-erasable EEPROM with on-chip API, and 12 kB SRAM split into general-purpose and USB-dedicated blocks.
Peripheral architecture features four counter/timers (two 32-bit, two 16-bit), programmable Windowed WatchDog Timer with internal low-power oscillator, and an I/O configuration engine supporting pull-up/pull-down, repeater, and open-drain modes on all GPIOs - with 8 pins configurable as edge/level-sensitive interrupt sources and two GPIO grouped interrupt modules for pattern-matching logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, up to 50 MHz operation - delivers deterministic real-time response with Thumb-2 instruction set and low gate count. |
| Memory | 128 kB flash (sector/page erase), 12 kB SRAM (8 kB + 2 kB USB + 2 kB general), 4 kB EEPROM (byte-erasable) - enables field firmware updates and non-volatile parameter storage without external components. |
| USB Interface | Full-speed USB 2.0 device controller with ROM-based drivers and SoftConnect support - eliminates need for external pull-up resistor and simplifies USB enumeration in embedded designs. |
| Serial Peripherals | 1 USART (RS-485/9-bit/smart card/ISO 7816-3), 2 SSP controllers (SPI/I2S), 1 I2C-bus (Fast-mode Plus, 1 Mbit/s) - supports multi-protocol wired communication with hardware FIFO and synchronous/asynchronous modes. |
| Analog & Timing | 10-bit ADC with 8 input channels, 4 general-purpose timers (up to 13 match outputs, 8 capture inputs), Windowed WatchDog Timer - provides sensor interfacing and precise event timing without external ICs. |
| GPIO & Power | 54 GPIO pins (configurable pull-up/pull-down/open-drain), 4 power modes (Sleep/Deep-sleep/Power-down/Deep power-down), 1.8–3.6 V supply - enables flexible I/O mapping and ultra-low-power operation in battery-powered applications. |
Pinout & Package
LQFP64 package: plastic low-profile quad flat package, 64 leads, body size 10 × 10 × 1.4 mm, lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | External reset with 20 ns glitch filter; also debug select pin (LOW = JTAG, HIGH = SWD); must be pulled HIGH in Deep power-down mode. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 physical interface; requires 27 Ω series resistors and proper PCB layout for EMI compliance. |
| USB_VBUS | USB bus voltage monitor | Detects presence of 5 V USB power; used to trigger device enumeration or power management state transitions. |
| USB_CONNECT | SoftConnect control | Software-controlled switch for 1.5 kΩ pull-up resistor on D+ - enables USB attach/detach without mechanical intervention. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | Wake-up / ADC / timer / GPIO | Dedicated Deep power-down wake-up pin with 20 ns glitch filter; also serves as ADC input and timer match output. |
| XTALIN / XTALOUT | Crytal oscillator terminals | Supports 1–25 MHz crystal; required for precise USB timing and high-accuracy system clock when IRC is insufficient. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB drivers | Reduces flash usage by ~8 kB and accelerates USB enumeration; supports HID, CDC, and mass storage class implementations out-of-box. |
| Fractional baud rate generator | Enables exact UART bit rates (e.g., 115200 bps @ 48 MHz) without clock source compromise - critical for legacy RS-485 industrial protocols. |
| I2C Fast-mode Plus (1 Mbit/s) | Allows high-speed sensor or display interface without bus contention; supports multiple address recognition and monitor mode for debugging. |
| EEPROM with byte-level erase | Eliminates need for external EEPROM in calibration storage, device ID, or configuration retention - accessed via ROM API with wear leveling. |
| Programmable Windowed WatchDog Timer | Prevents runaway code with time-windowed refresh requirement; uses dedicated low-power oscillator to remain active in Deep-sleep mode. |
Applications
| USB Audio Devices | Handheld Scanners |
|---|---|
Use Scenario: Embedded USB audio interface for headsets, microphones, or speaker systems with plug-and-play host compatibility. IC Role / Device Role / Timing Role: USB device controller handles audio streaming, while USART manages auxiliary control signals and ADC digitizes analog mic input. Use Value: ROM-based USB stack reduces firmware development time; 128 kB flash accommodates audio codec algorithms and descriptor tables. |
Use Scenario: Portable barcode or RFID scanner with battery operation, wireless upload, and ruggedized I/O. IC Role / Device Role / Timing Role: MCU coordinates laser/CMOS sensor trigger, decodes scanned data, and transmits via USB or USART to host. Use Value: 54 GPIOs support direct button matrix, LED indicators, and sensor enable lines; Deep power-down mode extends battery life between scans. |
| Industrial Control Panels | Medical Diagnostic Tools |
Use Scenario: Human-machine interface (HMI) for PLCs or motor drives with local display, keypad, and RS-485 fieldbus connectivity. IC Role / Device Role / Timing Role: USART operates in RS-485 half-duplex mode with automatic direction control; GPIOs drive status LEDs and read safety interlocks. Use Value: Hardware FIFO and fractional baud rate ensure reliable Modbus RTU communication across variable cable lengths and noise environments. |
Use Scenario: Portable patient monitoring device (e.g., pulse oximeter or glucose meter) requiring FDA-compliant firmware and low-power operation. IC Role / Device Role / Timing Role: ADC samples analog sensor signals; USB provides secure firmware update and clinical data export; EEPROM stores calibration coefficients. Use Value: -40 °C to +85 °C temperature range and brownout detection with four thresholds meet medical environmental robustness requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U37HFBD64/401 | Includes I/O Handler hardware engine for UART/I2C/I2S emulation; 2 kB additional SRAM allocated for I/O Handler use. | Suitable where CPU offload for serial protocol emulation is required (e.g., multi-interface sensor hubs). | Select LPC11U37HFBD64/401 only if I/O Handler functionality is needed; LPC11U37FBD64/50EL offers identical core peripherals without I/O Handler overhead. |
| LPC11U36FBD64/40EL | 96 kB flash (vs. 128 kB), same 12 kB SRAM, 4 kB EEPROM, no I/O Handler; otherwise identical peripheral set and pinout. | Appropriate for cost-sensitive applications with smaller firmware footprint and no need for future feature expansion. | Choose LPC11U36FBD64/40EL when firmware size remains under 96 kB and long-term code growth margin is not required. |
Compared with LPC11U37HFBD64/401, the LPC11U37FBD64/50EL omits the I/O Handler but retains full USB, USART, ADC, and timer capabilities - making it optimal for standard USB device and serial gateway roles. Against LPC11U36FBD64/40EL, it adds 32 kB flash for larger application code or bootloader flexibility without changing layout or power design.
Availability
LPC11U37FBD64/50EL is available at Aetrix Electronics and suitable for USB audio devices, handheld scanners, and industrial control panels requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for LPC11U37FBD64/50EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11U3x product line is designed for cost-sensitive, low-power embedded applications requiring USB device functionality, rich analog/digital peripherals, and ARM Cortex-M0 efficiency - targeting consumer, medical, and industrial edge nodes.
FAQ
What is the maximum operating frequency of the LPC11U37FBD64/50EL?
The LPC11U37FBD64/50EL operates at a maximum CPU frequency of 50 MHz, achievable using either the internal 12 MHz IRC oscillator with PLL multiplication or an external crystal (1–25 MHz) fed into the system oscillator. This frequency is fully supported across its specified temperature range of −40 °C to +85 °C and supply voltage range of 1.8 V to 3.6 V.
Does the LPC11U37FBD64/50EL include built-in USB firmware?
Yes, the LPC11U37FBD64/50EL includes ROM-based USB device drivers supporting standard classes such as HID, CDC ACM, and Mass Storage. These drivers reduce flash usage by approximately 8 kB and accelerate development - the LPC11U37FBD64/50EL does not require external USB PHY or driver software for basic enumeration and data transfer.
How many ADC channels does the LPC11U37FBD64/50EL support, and what is its resolution?
The LPC11U37FBD64/50EL integrates a 10-bit successive approximation ADC with 8 input channels (AD0–AD7), mapped to specific GPIO pins including PIO0_11 through PIO0_23. It supports single-ended conversion with programmable sampling rates and can operate during low-power modes when configured appropriately.
Is the LPC11U37FBD64/50EL pin-compatible with other LPC11U3x variants in LQFP64 package?
Yes, the LPC11U37FBD64/50EL shares identical pinout and package dimensions (LQFP64, SOT314-2) with other LQFP64 variants including LPC11U35FBD64/40EL, LPC11U36FBD64/40EL, and LPC11U37HFBD64/401 - enabling drop-in replacement for flash, SRAM, or feature-level upgrades without PCB redesign.
What power-saving modes are supported by the LPC11U37FBD64/50EL?
The LPC11U37FBD64/50EL supports four reduced-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. Wake-up sources include reset, selectable GPIO pins, watchdog interrupt, USB activity, and - uniquely in Deep power-down - the dedicated WAKEUP pin (PIO0_16), which requires external pull-HIGH before entry and LOW pulse to exit.
LPC11U37FBD64/50EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U37FBD64/50EL FAQ
1.How can I place an order for LPC11U37FBD64/50EL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U37FBD64/50EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U37FBD64/50EL reliable?
The price and inventory of LPC11U37FBD64/50EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U37FBD64/50EL is usually 5 days.
3.What payment methods are accepted for LPC11U37FBD64/50EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U37FBD64/50EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U37FBD64/50EL?
LPC11U37FBD64/50EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U37FBD64/50EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U37FBD64/50EL?
For technical support, including LPC11U37FBD64/50EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U37FBD64/50EL requirements.
6.How does Aetrix verify that LPC11U37FBD64/50EL is sourced from the original manufacturer or authorized distributors?
All LPC11U37FBD64/50EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U37FBD64/50EL meets industry standards.
7.What is the process for return or replacement of LPC11U37FBD64/50EL?
All LPC11U37FBD64/50EL units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U37FBD64/50EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U37FBD64/50EL part is unused and in its original packaging.
Return procedure for LPC11U37FBD64/50EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U37FBD64/50EL Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
