My Inquiry
My Account
NXP Semiconductors LPC11U37HFBD64/4QL
- Part No.:
- LPC11U37HFBD64/4QL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U37HFBD64/4QL.pdf
- Description:
- LPC11U37 - Cortex-M0+/M0 RISC Mi
- Quantity:
- Payment:
- Shipping:
Inventory:750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U37HFBD64/4QL from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller designed for USB-connected embedded applications requiring low power, deterministic real-time control, and hardware-accelerated serial interface emulation. It operates at up to 50 MHz, integrates 128 kB flash, 4 kB EEPROM, 10 kB SRAM (8 kB + 2 kB USB SRAM), and features a full-speed USB 2.0 device controller with ROM-based drivers - used in handheld scanners and medical USB peripherals.
For engineers reviewing the LPC11U37HFBD64/4QL datasheet, LPC11U37HFBD64/4QL pinout, LPC11U37HFBD64/4QL application, or LPC11U37HFBD64/4QL equivalent, key selection criteria include I/O Handler support (21 dedicated pins), LQFP64 package compatibility, USB firmware update capability, and deep power-down wake-up via dedicated WAKEUP pin.
Technical Context
The LPC11U37HFBD64/4QL implements a single-core ARM Cortex-M0 CPU with NVIC and NMI support, paired with dual PLLs - one for system clock (up to 50 MHz) and a dedicated PLL for USB timing synchronization. Its memory subsystem includes 16 kB boot ROM with ISP/IAP, USB driver APIs, and integer division routines.
Digital peripheral control is centralized through an AHB-to-APB bridge, enabling concurrent access to GPIO, timers, SSP, I²C, USART, and ADC. The I/O Handler - exclusive to this variant - offloads UART/I²C/I²S emulation and DMA transfers to dedicated hardware, reducing CPU load during high-throughput serial communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 32-bit RISC, supports Thumb-2 instruction set for compact code size vs. 8/16-bit MCUs. |
| Max Clock Frequency | 50 MHz - enables real-time response in USB audio streaming and scanner data acquisition. |
| Memory | 128 kB flash (sector/page erase), 4 kB EEPROM (byte-programmable), 10 kB SRAM (8 kB general + 2 kB USB-dedicated). |
| USB Interface | Full-speed USB 2.0 device controller with ROM-based drivers - supports SoftConnect and firmware updates over USB without external PHY. |
| Analog Peripherals | 10-bit ADC with 8-channel multiplexing - provides sensor signal digitization for medical and industrial monitoring. |
| Digital Peripherals | 1× USART (RS-485/smart card), 2× SSP, 1× Fast-mode Plus I²C (1 Mbit/s), 4× timers (16-/32-bit), 54 GPIO pins. |
| Power Management | Four low-power modes (Sleep/Deep-sleep/Power-down/Deep power-down); wake-up via GPIO, USB activity, or dedicated WAKEUP pin. |
Pinout & Package
LQFP64 package: plastic low-profile quad flat package, 64 leads, body size 10 × 10 × 1.4 mm (SOT314-2), lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | External reset with 20 ns glitch filter; also debug select (LOW = JTAG, HIGH = SWD); usable as GPIO if Deep power-down unused. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 physical interface; requires 1.5 kΩ pull-up on D+ via USB_CONNECT (PIO0_6) for SoftConnect enumeration. |
| PIO0_16/AD5/CT32B1_MAT3/IOH_8/WAKEUP | Multi-function pin | ADC input 5, timer match output, I/O Handler channel 8, and dedicated Deep power-down wake-up trigger (50 ns pulse required). |
| PIO0_26/CT32B0_MAT2/RXD/IOH_19 | USART receive / timer / I/O Handler | Hardware RXD path for USART; also serves as 32-bit timer 0 match output and I/O Handler channel 19 - enables concurrent serial emulation and timing functions. |
| PIO0_27/CT32B0_MAT3/TXD/IOH_20 | USART transmit / timer / I/O Handler | Hardware TXD path; doubles as timer match output and I/O Handler channel 20 - critical for low-CPU-load USB-to-UART bridging. |
Key Features
| Feature | Design Value |
|---|---|
| I/O Handler hardware engine | Offloads UART/I²C/I²S emulation and DMA transfers - eliminates software overhead in USB peripheral bridges and protocol translators. |
| ROM-based USB stack | Enables certified USB device operation without flash-resident driver code - saves 4–6 kB flash and ensures consistent enumeration behavior. |
| USB firmware update | Supports field upgrades via USB mass storage or CDC ACM class - eliminates need for JTAG/SWD programmers in end-user maintenance. |
| Fast-mode Plus I²C | 1 Mbit/s bus speed with multi-address recognition and monitor mode - suitable for high-bandwidth sensor fusion in medical devices. |
| Deep power-down wake-up pin | Dedicated WAKEUP pin (PIO0_16) with 20 ns glitch filter - enables sub-μA sleep current and deterministic wake latency for battery-powered scanners. |
Applications
| USB Audio Interface | Handheld Barcode Scanner |
|---|---|
Use Scenario: Embedded USB audio class (UAC) device converting analog microphone input to digital PCM stream for PC host. IC Role / Device Role / Timing Role: Real-time audio sampling via 10-bit ADC, USB packet assembly, and synchronized frame timing using dedicated USB PLL. Use Value: Eliminates external USB PHY and audio codec; ROM USB drivers ensure Class Compliance without flash footprint penalty. | Use Scenario: Battery-powered handheld scanner capturing linear/2D barcodes and transmitting decoded data via USB HID or CDC. IC Role / Device Role / Timing Role: Image sensor interface controller, decode accelerator, and USB HID report generator with low-latency interrupt handling. Use Value: I/O Handler emulates UART for sensor communication while CPU processes decode algorithms - extends battery life by >35% vs. software-only UART. |
| Medical Diagnostic Sensor Hub | Industrial RS-485 Gateway |
Use Scenario: Portable diagnostic device aggregating ECG, temperature, and SpO₂ signals for USB transmission to clinical tablet. IC Role / Device Role / Timing Role: Multi-channel ADC sequencer, EEPROM-backed calibration storage, and USB CDC ACM interface with flow control. Use Value: 4 kB byte-erasable EEPROM stores per-sensor calibration coefficients; USB SRAM buffers prevent data loss during burst transmissions. | Use Scenario: DIN-rail mounted gateway translating Modbus RTU over RS-485 to USB CDC for SCADA host connection. IC Role / Device Role / Timing Role: RS-485 transceiver interface controller with automatic direction control, CRC generation, and USB framing. Use Value: Hardware USART supports 9-bit mode and synchronous smart card interface - enables legacy protocol adaptation without FPGA or external logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U37FBD64/501 | Same core/peripherals but lacks I/O Handler; adds 2 kB SRAM1 (total 12 kB SRAM). | No hardware serial emulation - requires CPU-driven bit-banging or external bridge IC for non-standard protocols. | Select when higher general SRAM is prioritized over I/O Handler offload capability. |
| LPC11U68JBD100/401 | ARM Cortex-M0+, 100-pin LQFP, 256 kB flash, 36 kB SRAM, USB HS capable, no I/O Handler. | Higher performance and memory for complex USB composite devices (e.g., HID+MSC+CDC), but larger footprint and cost. | Select when scaling beyond 128 kB flash or requiring USB high-speed host/device capability. |
Compared with LPC11U37FBD64/501 and LPC11U68JBD100/401, the LPC11U37HFBD64/4QL uniquely delivers hardware-accelerated serial interface emulation in a 64-pin LQFP package - making it optimal for cost-sensitive, USB-peripheral designs where CPU offload directly improves power efficiency and real-time determinism.
Availability
LPC11U37HFBD64/4QL is available at Aetrix Electronics and suitable for USB peripheral design, handheld medical instrumentation, and industrial gateway applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LPC11U37HFBD64/4QL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11U3x product line targets cost-sensitive, USB-enabled embedded systems - emphasizing low-power operation, integrated USB functionality, and hardware-assisted peripheral flexibility for rapid development of certified USB devices.
FAQ
What is the I/O Handler feature on the LPC11U37HFBD64/4QL?
The I/O Handler is a dedicated hardware engine present only on the LPC11U37HFBD64/4QL variant that emulates UART, I²C, and I²S protocols with near-zero CPU overhead. It uses 21 configurable pins (IOH_0 to IOH_20) and is supported by software libraries from LPCware.com. This allows the LPC11U37HFBD64/4QL to handle multiple serial interfaces concurrently while freeing the ARM Cortex-M0 core for application logic - critical for USB audio bridges and protocol translators.
Does the LPC11U37HFBD64/4QL support USB firmware updates in-system?
Yes, the LPC11U37HFBD64/4QL supports in-system programming via USB using its ROM-based bootloader. The device enumerates as a USB device with built-in CDC ACM or mass storage class drivers, enabling firmware updates without JTAG or external programmers. This capability relies on the 2 kB USB SRAM for packet buffering and ROM USB stack - confirmed in the LPC11U3x datasheet Rev. 2.2 Section 2.2.
What is the purpose of the WAKEUP pin on the LPC11U37HFBD64/4QL?
The WAKEUP pin (PIO0_16) is a dedicated input for exiting Deep power-down mode, which reduces current consumption to sub-μA levels. A LOW-going pulse ≥50 ns wakes the LPC11U37HFBD64/4QL, and the pin includes a 20 ns glitch filter. External pull-up is required before entering Deep power-down. This pin is not shared with other functions in Deep power-down state - ensuring reliable wake-up in battery-powered handheld scanners and portable medical sensors.
How does the LPC11U37HFBD64/4QL differ from the standard LPC11U37FBD64/401?
The LPC11U37HFBD64/4QL includes the I/O Handler hardware block and associated 21 IOH_x pins - absent in the LPC11U37FBD64/401. Both share identical flash (128 kB), EEPROM (4 kB), and USB capabilities, but only the 'H' variant supports hardware-accelerated serial emulation. The 'H' suffix explicitly denotes I/O Handler inclusion per NXP's ordering options table (Table 2, datasheet Rev. 2.2).
What debug interfaces are supported by the LPC11U37HFBD64/4QL?
The LPC11U37HFBD64/4QL supports both Serial Wire Debug (SWD) and standard JTAG interfaces. SWD uses SWCLK (PIO0_10) and SWDIO (PIO0_15); JTAG uses TCK, TMS, TDI, and TDO mapped to PIO0_10, PIO0_12, PIO0_11, and PIO0_13 respectively. Debug mode is selected at reset via the RESET pin level - HIGH enables SWD, LOW enables JTAG boundary scan - allowing flexible toolchain integration without hardware modification.
LPC11U37HFBD64/4QL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11U3x
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 54
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U37HFBD64/4QL FAQ
1.How can I place an order for LPC11U37HFBD64/4QL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U37HFBD64/4QL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U37HFBD64/4QL reliable?
The price and inventory of LPC11U37HFBD64/4QL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U37HFBD64/4QL is usually 5 days.
3.What payment methods are accepted for LPC11U37HFBD64/4QL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U37HFBD64/4QL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U37HFBD64/4QL?
LPC11U37HFBD64/4QL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U37HFBD64/4QL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U37HFBD64/4QL?
For technical support, including LPC11U37HFBD64/4QL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U37HFBD64/4QL requirements.
6.How does Aetrix verify that LPC11U37HFBD64/4QL is sourced from the original manufacturer or authorized distributors?
All LPC11U37HFBD64/4QL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U37HFBD64/4QL meets industry standards.
7.What is the process for return or replacement of LPC11U37HFBD64/4QL?
All LPC11U37HFBD64/4QL units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U37HFBD64/4QL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U37HFBD64/4QL part is unused and in its original packaging.
Return procedure for LPC11U37HFBD64/4QL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U37HFBD64/4QL Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
