NXP Semiconductors LPC11U66JBD48E
- Part No.:
- LPC11U66JBD48E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11U66JBD48E.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,280
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U66JBD48E from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 64 KB flash, 4 KB EEPROM, and 12 KB SRAM. It integrates USB 2.0 full-speed device controller with on-chip PHY, dual I²C interfaces (one Fast-mode Plus), three USARTs, two SSP controllers, a 12-bit ADC with 8 channels, and 34 GPIO pins - deployed in industrial metering and embedded USB peripheral control.
For engineers reviewing the LPC11U66JBD48E datasheet, LPC11U66JBD48E pinout, LPC11U66JBD48E application, or LPC11U66JBD48E equivalent, key selection criteria include its LQFP48 package, XTAL-less USB low-speed mode support, 2 Msamples/s ADC sampling rate, deep power-down wake-up capability via PIO0_16, and ROM-based USB/USART/I²C drivers for rapid firmware bring-up.
Technical Context
The LPC11U66JBD48E implements an ARM Cortex-M0+ core (r0p1) with a two-stage pipeline, single-cycle I/O access, and integrated NVIC. Its clock system includes a 12 MHz internal RC oscillator trimmed to ±1 % accuracy, dedicated USB PLL, and programmable watchdog oscillator (9.4 kHz–2.3 MHz).
Peripheral architecture features an AHB multilayer matrix, hardware CRC engine, DMA controller with 16 channels, and a configurable PWM/timer subsystem comprising two 16-bit and two 32-bit standard timers plus two State-Configurable Timers (SCTimer/PWM), enabling up to 19 PWM outputs with six independent time bases.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ (r0p1), 50 MHz max - enables deterministic real-time execution with low gate count and energy efficiency. |
| Memory | 64 KB flash / 4 KB EEPROM / 12 KB SRAM - supports field firmware updates via IAP/ISP and non-volatile parameter storage. |
| USB Interface | Full-speed (12 Mbps) device controller with on-chip PHY and XTAL-less low-speed mode - eliminates external crystal for cost-sensitive USB peripherals. |
| ADC | 12-bit SAR ADC, 8 input channels, 2 Msamples/s max - suitable for precision sensor acquisition in metering and monitoring applications. |
| GPIO | 34 configurable pins with pull-up/down, open-drain, glitch filter, and digital filter - simplifies interface to switches, LEDs, and industrial sensors without external components. |
| Power Range | 2.4 V to 3.6 V supply, −40 °C to +105 °C operation - certified for extended industrial temperature environments. |
| Package | LQFP48, 7 × 7 × 1.4 mm - compatible with standard PCB assembly processes and space-constrained embedded designs. |
Pinout & Package
Package: LQFP48 (SOT313-2), plastic low-profile quad flat package with 48 leads, body size 7 mm × 7 mm × 1.4 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RTCXOUT | RTC oscillator output | Drives external 32.768 kHz crystal for battery-backed real-time clock operation. |
| 3 RESET/PIO0_0 | Reset input / GPIO | Active-low reset with 50 ns pulse detection; doubles as ISP/USB boot select pin during power-on. |
| 6 PIO2_0/XTALIN | Oscillator input | Accepts 1–25 MHz crystal or external clock; voltage-limited to ≤1.8 V for internal oscillator circuitry. |
| 20 USB_DP | USB differential pair (D+) | Full-speed USB physical layer signal; requires 1.5 kΩ pull-up resistor for device enumeration. |
| 38 PIO0_16/WAKEUP | GPIO / Deep power-down wake | Configurable as wake source from Deep power-down mode with 20 ns glitch filter and 50 ns pulse sensitivity. |
| 47 VBAT | RTC backup supply | Provides independent power to RTC domain during main supply loss; enables continuous timekeeping. |
Key Features
| Feature | Design Value |
|---|---|
| ROM API Drivers | Pre-integrated USB, USART, I²C, DMA, and flash programming routines reduce firmware development time and memory footprint. |
| USB XTAL-less Mode | Enables USB device operation without external crystal - lowers BOM cost and board area for HID, CDC, and MSC class devices. |
| State-Configurable Timers (SCT) | Two SCTimer/PWM modules support complex waveform generation (e.g., motor control, LED dimming) with event-driven state transitions. |
| High-Speed GPIO | Direct connection to Cortex-M0+ IO bus enables sub-cycle pin toggling - critical for bit-banged protocols and fast digital control loops. |
| Power Management Unit (PMU) | Four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with wake sources including GPIO, USART activity, and RTC alarm. |
Applications
| Three-Phase E-Meter | Car Radio |
|---|---|
Use Scenario: Digital electricity meter measuring active/reactive energy across three phases with tariff switching and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling metrology data aggregation, communication (USB/UART), secure firmware updates, and RTC-based billing cycles. Use Value: Integrated 12-bit ADC with 8 channels and 2 Msamples/s sampling enables simultaneous voltage/current sampling; ROM USB drivers accelerate certification-ready USB meter configuration interface. |
Use Scenario: Audio head unit with Bluetooth audio streaming, display control, button interface, and USB media playback. IC Role / Device Role / Timing Role: System controller managing USB mass storage device enumeration, I²C display driver interface, and USART-connected Bluetooth module. Use Value: Dual I²C interfaces support display + sensor subsystems; XTAL-less USB mode reduces component count while maintaining USB compliance for media class devices. |
| GPS Tracker | Medical Monitor |
Use Scenario: Portable asset tracker logging GPS position, cellular modem control, and battery-level telemetry over extended periods. IC Role / Device Role / Timing Role: Host MCU coordinating GPS UART, LTE modem AT command interface, and low-power wake/sleep cycling. Use Value: Deep power-down mode with PIO0_16 wake-up achieves µA-level sleep current; integrated temperature sensor enables battery thermal compensation without external IC. |
Use Scenario: Patient vital sign monitor acquiring ECG, SpO₂, and temperature data with local display and USB data export. IC Role / Device Role / Timing Role: Signal acquisition and processing MCU interfacing analog front-end, driving OLED display, and exporting clinical data via USB CDC. Use Value: 12-bit ADC with multiple trigger sources supports synchronized multi-channel acquisition; 4 KB EEPROM stores calibration coefficients and patient history securely. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U67JBD48 | 128 KB flash, 20 KB SRAM, same peripherals and package - no change in pinout or clocking architecture. | Supports larger firmware images and more complex USB class stacks (e.g., composite HID+MSC) without memory constraints. | Select when firmware growth exceeds 64 KB or additional RAM is required for buffering or RTOS tasks. |
| LPC11U37FBD48 | Same ARM Cortex-M0+ core and LQFP48 package but lacks USB PHY and EEPROM; 32 KB flash, 8 KB SRAM. | Targeted at cost-optimized UART/I²C-only applications where USB connectivity and non-volatile parameter storage are unnecessary. | Choose for legacy replacement or ultra-low-cost designs where USB and EEPROM are omitted. |
Compared with LPC11U66JBD48E, LPC11U67JBD48 offers scalable memory headroom within identical footprint and feature set, while LPC11U37FBD48 trades USB and EEPROM for lower unit cost - making LPC11U66JBD48E optimal for USB-enabled, field-upgradable embedded systems requiring moderate code size and persistent storage.
Availability
LPC11U66JBD48E is available at Aetrix Electronics and suitable for three-phase e-metering, automotive infotainment control, and portable medical monitoring requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for LPC11U66JBD48E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC11U6x family was designed for cost-sensitive, USB-enabled embedded applications demanding robust real-time performance, low-power operation, and integrated analog peripherals - targeting smart meters, human interface devices, and portable instrumentation.
FAQ
What is the maximum CPU frequency supported by the LPC11U66JBD48E?
The LPC11U66JBD48E supports a maximum CPU frequency of 50 MHz using its ARM Cortex-M0+ core. This speed is achievable with either the internal 12 MHz RC oscillator (trimmed to ±1 %) or an external crystal up to 25 MHz, combined with the system PLL. The LPC11U66JBD48E maintains timing integrity across its full operating temperature range (−40 °C to +105 °C) and supply voltage (2.4 V to 3.6 V).
Does the LPC11U66JBD48E support USB device functionality without an external crystal?
Yes, the LPC11U66JBD48E includes an XTAL-less low-speed USB mode that allows full-speed USB device enumeration and operation without an external crystal. This mode leverages the internal 12 MHz RC oscillator, eliminating the need for a 12 MHz crystal and associated load capacitors - reducing BOM cost and PCB area. The LPC11U66JBD48E remains fully compliant with USB 2.0 specifications in this configuration.
How many ADC input channels does the LPC11U66JBD48E provide, and what is its maximum sample rate?
The LPC11U66JBD48E integrates a single 12-bit successive-approximation ADC with up to 8 input channels. Its maximum sample rate is 2 Msamples/s, enabled by flexible trigger sources including timers, software, and external events. The ADC supports two independent conversion sequences and internal reference options, making it suitable for synchronized multi-sensor acquisition in metering and monitoring applications using the LPC11U66JBD48E.
What low-power modes are available on the LPC11U66JBD48E, and how is wake-up implemented?
The LPC11U66JBD48E provides four low-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. Wake-up from Deep-sleep and Power-down modes is supported via external GPIO pins (including PIO0_16 with dedicated 20 ns glitch filter), USART activity, and RTC alarm. In Deep power-down mode, only the RTC domain remains active, and wake-up requires a LOW pulse on PIO0_16 - a feature explicitly validated for the LPC11U66JBD48E in its LQFP48 configuration.
Is the LPC11U66JBD48E pin-compatible with other members of the LPC11U6x family in the same package?
Yes, the LPC11U66JBD48E is pin-compatible with other LQFP48 variants in the LPC11U6x family, including LPC11U67JBD48 and LPC11U68JBD48. All share identical pin assignments, electrical characteristics, and peripheral mapping per pin - enabling hardware reuse across memory variants. Firmware compatibility is maintained for common peripherals, though application code must account for differences in flash size, SRAM, and available USART instances as specified in the LPC11U66JBD48E datasheet.
LPC11U66JBD48E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U66JBD48E FAQ
1.How can I place an order for LPC11U66JBD48E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U66JBD48E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U66JBD48E reliable?
The price and inventory of LPC11U66JBD48E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U66JBD48E is usually 5 days.
3.What payment methods are accepted for LPC11U66JBD48E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U66JBD48E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U66JBD48E?
LPC11U66JBD48E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U66JBD48E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U66JBD48E?
For technical support, including LPC11U66JBD48E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U66JBD48E requirements.
6.How does Aetrix verify that LPC11U66JBD48E is sourced from the original manufacturer or authorized distributors?
All LPC11U66JBD48E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U66JBD48E meets industry standards.
7.What is the process for return or replacement of LPC11U66JBD48E?
All LPC11U66JBD48E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U66JBD48E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U66JBD48E part is unused and in its original packaging.
Return procedure for LPC11U66JBD48E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U66JBD48E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

