NXP Semiconductors LPC11U67JBD48E
- Part No.:
- LPC11U67JBD48E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC11U67JBD48E.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:177
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U67JBD48E from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 128 KB flash, 20 KB SRAM, and 4 KB EEPROM. It integrates USB 2.0 full-speed device controller with on-chip PHY, dual I²C interfaces (one supporting Fast-mode Plus), and a 12-bit ADC with up to 8 input channels - deployed in GPS trackers and medical monitors requiring compact, low-power embedded control.
For engineers reviewing the LPC11U67JBD48E datasheet, LPC11U67JBD48E pinout, LPC11U67JBD48E application, or LPC11U67JBD48E equivalent, key selection criteria include its LQFP48 package with 34 GPIOs, XTAL-less USB operation, RTC with VBAT backup, and support for deep power-down wake-up via PIO0_16 - critical for battery-powered edge nodes.
Technical Context
The LPC11U67JBD48E implements an ARM Cortex-M0+ core with NVIC, Micro Trace Buffer (MTB), and Serial Wire Debug (SWD) interface, enabling deterministic real-time interrupt handling and low-overhead code tracing. Its AHB multilayer matrix decouples CPU, DMA, and peripheral bus access to sustain throughput across concurrent USB, USART, and ADC operations.
Peripheral subsystems are functionally partitioned: the SCTimer/PWM block provides state-configurable timing with up to 19 PWM outputs and 6 independent time bases; the dual SSP controllers and five USARTs (three active in LQFP48) support synchronous serial expansion; and the dedicated USB PLL ensures full-speed compliance without external crystal dependency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ @ 50 MHz - delivers deterministic 1.25 DMIPS/MHz performance with single-cycle I/O for real-time sensor polling and USB endpoint management. |
| Memory | 128 KB flash / 20 KB SRAM / 4 KB EEPROM - enables field firmware updates via IAP/ISP and non-volatile parameter storage without external components. |
| USB Interface | Full-speed (12 Mbps) device controller with integrated PHY and XTAL-less low-speed mode - eliminates need for 48 MHz crystal, reducing BOM cost and PCB area. |
| Analog Input | 12-bit ADC with 8 channels, 2 Msamples/s max rate, two independent sequences - supports simultaneous voltage/current monitoring in e-metering and medical sensor front-ends. |
| Digital I/O | 34 GPIO pins with configurable pull-up/down, open-drain, glitch filter, and pin-interrupt capability - allows direct interfacing to buttons, LEDs, and industrial sensors without external logic. |
| Power Management | Deep power-down mode with wake-up on PIO0_16 or USART activity - achieves sub-1 µA retention current, extending battery life in portable tracking devices. |
| Clock Sources | 12 MHz ±1% internal RC oscillator, 32 kHz RTC oscillator, programmable watchdog oscillator (9.4 kHz–2.3 MHz), and crystal input (1–25 MHz) - provides flexible clock tree for mixed-signal timing integrity. |
Pinout & Package
LQFP48 package: plastic low-profile quad flat package, 7 × 7 × 1.4 mm body, 0.5 mm pitch, 48 leads - compatible with standard reflow profiles and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RTCXOUT | RTC oscillator output | Drives external 32.768 kHz crystal; required for battery-backed RTC operation when VBAT is supplied. |
| 3 RESET/PIO0_0 | Reset input / GPIO | Active-low reset with 20 ns glitch filter; doubles as debug select (LOW = JTAG, HIGH = SWD) and ISP entry trigger. |
| 6 PIO2_0/XTALIN | Clock input | Accepts 1–25 MHz crystal or external clock; voltage-limited to ≤1.8 V for internal oscillator circuitry. |
| 7 PIO2_1/XTALOUT | Clock output | Provides buffered crystal oscillator output; used only when external crystal is connected to pin 6. |
| 20 USB_DP | USB differential pair | Full-speed USB D+ line with integrated termination and slew-rate control; requires no external ESD protection per NXP design guidelines. |
| 21 USB_DM | USB differential pair | Full-speed USB D− line; paired with pin 20 for plug-and-play HID/class-compliant device enumeration. |
| 37 SWDIO/PIO0_15 | Debug I/O | Serial Wire Debug bidirectional data line; default-enabled for programming and real-time trace without JTAG TDI/TDO overhead. |
| 38 PIO0_16/WAKEUP | GPIO / Deep power-down wake | Configurable as general-purpose I/O or dedicated wake source with 50 ns pulse detection - essential for ultra-low-power sleep states. |
| 47 VBAT | RTC backup supply | Connects to coin cell or supercap to maintain RTC and 16 bytes of backup registers during main power loss. |
| 48 RTCXIN | RTC oscillator input | Input for 32.768 kHz crystal; must be used with pin 1 (RTCXOUT) to enable battery-backed real-time clock functionality. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB stack | Pre-programmed USB device drivers in boot ROM eliminate flash usage and reduce firmware development time for HID, CDC, or MSC class implementations. |
| State-Configurable Timers (SCT) | Two SCTimer/PWM modules provide event-driven, state-machine-based timing - enabling complex motor control waveforms or protocol emulation without CPU intervention. |
| DMA with programmable triggers | 16-channel DMA engine with hardware triggers from USART, ADC, and I²C - offloads data movement and enables zero-CPU-cycle peripheral-to-memory transfers. |
| Temperature sensor | On-die sensor calibrated to ±5 °C accuracy over −40 °C to 105 °C - enables thermal derating and ambient condition monitoring without external components. |
| Function-configurable I/O | All GPIOs support runtime reconfiguration of pull-up/down, open-drain, digital filter, and input inverter - simplifies board-level signal conditioning and reduces external passive count. |
Applications
| GPS Tracker | Medical Monitor |
|---|---|
Use Scenario: Portable asset tracker logging position, motion, and battery voltage at 10-second intervals using GNSS module and Li-ion fuel gauge. IC Role / Device Role / Timing Role: Central MCU managing UART-based GNSS communication, ADC-based battery sensing, USB-based firmware update, and RTC-triggered wake-up. Use Value: Deep power-down mode with PIO0_16 wake-up achieves <1.5 µA average current, enabling >1-year operation on 1,000 mAh battery. | Use Scenario: Wearable vital sign monitor acquiring ECG, SpO₂, and temperature data for Bluetooth transmission to smartphone. IC Role / Device Role / Timing Role: Signal acquisition controller interfacing analog front-end via 12-bit ADC, driving OLED display via SPI, and managing USB charging negotiation. Use Value: Integrated 4 KB EEPROM stores calibration coefficients and patient history locally; USB full-speed enables rapid clinical data dump without wireless latency. |
| Car Radio UI Controller | Three-Phase E-Meter |
Use Scenario: Dashboard infotainment subsystem handling button matrix scan, rotary encoder input, LED backlight dimming, and CAN message relay. IC Role / Device Role / Timing Role: Dedicated UI processor executing real-time button debouncing, PWM-controlled LED brightness, and isolated CAN transceiver interface. Use Value: 34 GPIOs with programmable glitch filters eliminate external RC networks; SCTimer/PWM generates precise 100 Hz–20 kHz dimming waveforms with hardware dead-time insertion. | Use Scenario: DIN-rail mounted electricity meter measuring voltage, current, and power factor across three phases with anti-tampering detection. IC Role / Device Role / Timing Role: Metering co-processor performing RMS calculations, tariff switching via RTC alarm, and secure firmware updates over isolated RS-485. Use Value: Dual I²C interfaces connect to isolated energy measurement ICs and secure element; CRC engine validates firmware images before execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U68JBD48 | 256 KB flash / 36 KB SRAM / same peripherals and pinout | Supports larger firmware images (e.g., OTA update stacks + crypto libraries) and extended data buffering for high-frequency sensor logging. | Select when firmware complexity exceeds 128 KB or SRAM requirements exceed 20 KB - no PCB change needed. |
| LPC11U37FBD48 | No USB PHY; 64 KB flash; lacks SCTimer and ROM USB stack | Targets cost-sensitive, non-USB applications like simple motor control or lighting where external USB bridge IC is acceptable. | Choose for lower unit cost where USB device functionality is not required and firmware size is ≤64 KB. |
Compared with LPC11U68JBD48, the LPC11U67JBD48 trades flash/SRAM capacity for identical USB integration and power efficiency; versus LPC11U37FBD48, it adds USB-native connectivity and advanced timing - making it optimal for compact, USB-connected edge devices needing balanced memory and peripheral density.
Availability
LPC11U67JBD48E is available at Aetrix Electronics and suitable for GPS trackers, medical monitors, car radio UI controllers, and three-phase e-meters requiring stable component supply and long-term industrial availability.
Supply support for LPC11U67JBD48E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC11U6x product line was designed for cost-sensitive, USB-enabled embedded applications demanding low power, rich analog/digital peripheral integration, and robust firmware update capabilities - targeting portable instrumentation and smart energy devices.
FAQ
What USB speed and modes does the LPC11U67JBD48E support?
The LPC11U67JBD48E supports USB 2.0 full-speed (12 Mbps) device operation with integrated PHY. It also implements XTAL-less low-speed mode, eliminating the need for a 48 MHz crystal. The ROM-based USB stack supports HID, CDC, and MSC classes out-of-box, and the dedicated USB PLL ensures timing compliance independent of system clock configuration. This makes LPC11U67JBD48E ideal for plug-and-play peripherals without external clock components.
How many ADC channels are accessible in the LQFP48 package of the LPC11U67JBD48E?
The LPC11U67JBD48E in LQFP48 package provides 8 accessible channels of its 12-bit ADC, as confirmed in Table 2 of the datasheet. These include ADC_0 through ADC_7, with inputs mapped to PIO1_9, PIO1_3, PIO0_11, PIO0_12, PIO0_13, PIO0_14, PIO0_22, and PIO0_23. Channel selection, sampling rate (up to 2 Msamples/s), and dual-sequence conversion are fully software-configurable via the ADC control registers in LPC11U67JBD48E.
Does the LPC11U67JBD48E support deep power-down mode with wake-up capability?
Yes, the LPC11U67JBD48E supports Deep power-down mode with wake-up via PIO0_16 (pin 38), external pin interrupts, or USART activity. In this mode, current drops below 1 µA while retaining RTC operation when VBAT is supplied. A 50 ns LOW pulse on PIO0_16 exits Deep power-down, and the device resumes execution from the reset vector. This capability is validated in Section 2.7 ("Power control") and pin description Table 3 of the LPC11U67JBD48E datasheet.
What debug interfaces are available on the LPC11U67JBD48E?
The LPC11U67JBD48E supports Serial Wire Debug (SWD) as the primary debug interface, enabled by default on SWDIO (pin 37) and SWCLK (pin 28). JTAG boundary scan is also supported using TRST (pin 33), TMS (pin 31), TDI (pin 30), and TDO (pin 32), selectable via the RESET pin level at power-on. Both interfaces provide full read/write memory access, breakpoint setting, and real-time trace via the Micro Trace Buffer (MTB), as documented in Section 2.2 of the LPC11U67JBD48E product data sheet.
Is the LPC11U67JBD48E pin-compatible with other members of the LPC11U6x family in LQFP48?
Yes, the LPC11U67JBD48E is pin-compatible with LPC11U66JBD48 and LPC11U68JBD48 in the LQFP48 package, sharing identical pin functions, electrical characteristics, and footprint. Differences are limited to flash (64/128/256 KB), SRAM (12/20/36 KB), and peripheral enablement - all managed in software. This allows hardware reuse across variants, with LPC11U67JBD48E serving as the mid-tier option balancing memory, USB, and timer resources for scalable designs.
LPC11U67JBD48E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U67JBD48E FAQ
1.How can I place an order for LPC11U67JBD48E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U67JBD48E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U67JBD48E reliable?
The price and inventory of LPC11U67JBD48E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U67JBD48E is usually 5 days.
3.What payment methods are accepted for LPC11U67JBD48E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U67JBD48E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U67JBD48E?
LPC11U67JBD48E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U67JBD48E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U67JBD48E?
For technical support, including LPC11U67JBD48E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U67JBD48E requirements.
6.How does Aetrix verify that LPC11U67JBD48E is sourced from the original manufacturer or authorized distributors?
All LPC11U67JBD48E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U67JBD48E meets industry standards.
7.What is the process for return or replacement of LPC11U67JBD48E?
All LPC11U67JBD48E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U67JBD48E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U67JBD48E part is unused and in its original packaging.
Return procedure for LPC11U67JBD48E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U67JBD48E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

