NXP Semiconductors LPC11U68JBD100E
- Part No.:
- LPC11U68JBD100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC11U68JBD100E.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,130
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U68JBD100E from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 256 KB flash, 36 KB SRAM, and 4 KB EEPROM. It integrates a full-speed USB 2.0 device controller with XTAL-less low-speed mode, a 12-bit ADC with up to 12 channels and 2 Msamples/s sampling rate, and supports 80 GPIO pins. It is deployed in GPS trackers requiring compact, low-power, USB-connected embedded control.
For engineers reviewing the LPC11U68JBD100E datasheet, LPC11U68JBD100E pinout, LPC11U68JBD100E application, or LPC11U68JBD100E equivalent, key selection criteria include USB device capability without external crystal, 12-bit ADC performance with dual conversion sequences, deep power-down wake-up via PIO0_16, RTC with separate VBAT supply, and support for five USARTs with DMA and RS-485 mode.
Technical Context
The LPC11U68JBD100E implements an ARM Cortex-M0+ core (r0p1) with a two-stage pipeline, single-cycle I/O, and integrated NVIC. Its clock system includes a 12 MHz internal RC oscillator trimmed to ±1 % over −25 °C to +85 °C, a dedicated USB PLL, and a programmable watchdog oscillator (9.4 kHz–2.3 MHz).
Peripheral architecture centers on an AHB multilayer matrix enabling concurrent access to flash, SRAM, and peripherals. The configurable PWM/timer subsystem combines two 16-bit and two 32-bit standard timers with two State-Configurable Timers (SCTimer/PWM), delivering up to 19 PWM outputs across six independent time bases and supporting match/capture functions with hardware trigger routing to DMA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ (r0p1), 50 MHz max - enables deterministic real-time response with low gate count and energy efficiency. |
| Memory | 256 KB flash / 36 KB SRAM / 4 KB EEPROM - supports robust firmware storage, runtime data buffering, and non-volatile parameter retention without external components. |
| ADC | 12-bit, 12-channel, 2 Msamples/s - delivers high-resolution sensor acquisition for medical monitors and e-meters with dual independent conversion sequences. |
| USB Interface | Full-speed USB 2.0 device with on-chip PHY and XTAL-less low-speed mode - eliminates need for external 12 MHz crystal in USB enumeration, reducing BOM cost and board space. |
| GPIO | 80 pins with configurable pull-up/pull-down, open-drain, glitch filter, and digital filter - provides flexible signal conditioning and noise immunity for industrial I/O and automotive interfaces. |
| Power Modes | Sleep, Deep-sleep, Power-down, Deep power-down - enables sub-μA retention current with wake-up via external pin (PIO0_16) or USART activity for battery-powered GPS trackers. |
| Operating Range | 2.4 V–3.6 V supply, −40 °C to +105 °C - ensures reliable operation in automotive cabin and industrial edge environments without derating. |
Pinout & Package
LPC11U68JBD100E is housed in a 100-pin LQFP package (14 mm × 14 mm, 1.4 mm height, SOT407-1), with exposed pad for thermal management and compatibility with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 | GPIO / Peripheral Function Multiplexed | All pins are function-configurable via IOCON registers; 80 support general-purpose I/O with programmable pull-up/down, open-drain, input inverter, and digital filter - enables dynamic pin assignment for multi-protocol connectivity. |
| VDD (pins 8, 10, 11, 21, 34, 58, 59, 60) | Core & I/O Supply | Eight dedicated 2.4–3.6 V supply pins reduce IR drop and improve noise immunity across high-speed digital and analog domains. |
| VSS (pins 3, 5, 7, 17, 20, 23, 27, 33, 37, 41, 43, 45, 47, 50, 53, 57, 63, 66, 69, 72, 75, 78, 81, 84, 87, 90, 93, 96, 99) | Ground Reference | 29 ground pins provide low-impedance return paths for digital, analog, USB, and RTC domains - critical for ADC accuracy and USB signal integrity. |
| VDDA / VSSA (pins 40, 41) | Analog Supply / Ground | Dedicated 2.4–3.6 V analog domain with isolated ground minimizes digital switching noise coupling into 12-bit ADC measurements. |
| VBAT (pin 63) | RTC Backup Supply | Separate 1.8–3.6 V battery input maintains RTC operation and backup registers during main power loss - essential for timestamping in GPS trackers. |
| RTCXIN / RTCXOUT (pins 1, 2) | 32 kHz RTC Oscillator | Connects external 32.768 kHz crystal for ±20 ppm RTC accuracy; pins shared with GPIO when oscillator disabled - enables precise timekeeping without additional ICs. |
| USB_DP / USB_DM (pins 19, 20) | USB 2.0 Full-Speed Differential Pair | On-chip PHY with integrated termination supports plug-and-play USB device operation; XTAL-less mode uses internal oscillator for enumeration - reduces component count. |
| SWDIO / SWCLK (pins 81, 60) | Serial Wire Debug Interface | Two-pin debug interface replaces JTAG, saving PCB space and enabling in-circuit programming and real-time trace via Micro Trace Buffer (MTB). |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based USB drivers | Reduces firmware footprint by offloading USB enumeration and descriptor handling to on-chip ROM - accelerates development and frees flash for application logic. |
| Hardware CRC engine | Accelerates checksum computation for firmware updates and communication protocols without CPU overhead - improves system responsiveness and data integrity. |
| Pin interrupt & pattern match engine | Enables wake-up and event detection using eight selectable GPIO pins with programmable debounce - ideal for low-power human-interface devices like gaming accessories. |
| State-Configurable Timers (SCTimer/PWM) | Provides flexible, event-driven timing with up to 19 PWM outputs and hardware state transitions - simplifies motor control and lighting dimming without software intervention. |
| Temperature sensor | On-die sensor with calibrated output enables thermal monitoring and compensation in medical monitors and car radios without external components. |
| EEPROM emulation via flash | ROM API supports wear-leveling and atomic write operations in 4 KB on-chip EEPROM - ensures reliable parameter storage across 100k+ cycles for industrial field devices. |
Applications
| GPS Tracker | Medical Monitor |
|---|---|
Use Scenario: Portable asset tracking unit with GNSS receiver, cellular modem, and battery management. IC Role / Device Role / Timing Role: Central MCU managing GNSS data parsing, USB configuration for firmware updates, and RTC timestamping of location fixes. Use Value: XTAL-less USB eliminates crystal BOM cost; 80 GPIO enable direct connection to modem control lines; deep power-down mode extends battery life to >1 week on coin cell. |
Use Scenario: Wearable ECG/SpO₂ monitor with analog front-end, display, and Bluetooth LE interface. IC Role / Device Role / Timing Role: Signal acquisition controller interfacing 12-bit ADC to analog sensors, performing real-time filtering, and managing low-power sleep cycles. Use Value: Dual ADC conversion sequences allow simultaneous ECG and SpO₂ sampling; temperature sensor enables ambient compensation; VDDA/VSSA isolation ensures <1 LSB noise in clinical-grade measurements. |
| Car Radio | Three-Phase E-Meter |
Use Scenario: Automotive infotainment head unit with AM/FM tuner, USB media playback, and CAN bus integration. IC Role / Device Role / Timing Role: USB peripheral controller for smartphone mirroring and firmware updates; auxiliary timer subsystem for audio clock synchronization. Use Value: Five USARTs support simultaneous tuner control, display interface, and diagnostic logging; 105 °C rating ensures reliability in dashboard environments; SWD debug enables in-vehicle firmware patching. |
Use Scenario: DIN-rail mounted electricity meter measuring voltage, current, and power quality across three phases. IC Role / Device Role / Timing Role: Metering co-processor acquiring synchronized samples from multiple ADC channels, computing RMS, harmonics, and energy totals. Use Value: 2 Msamples/s ADC supports Class 0.2 accuracy per IEC 62053; CRC engine validates metrology firmware integrity; EEPROM stores calibration coefficients with guaranteed 100-year retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U67JBD100 | 128 KB flash, 20 KB SRAM, identical peripherals and pinout | Lower memory capacity limits complex USB class drivers or large OTA update buffers | Select when application firmware fits within 128 KB and cost optimization is prioritized over future scalability. |
| LPC11U37FBD100 | No USB PHY; lacks XTAL-less mode; 64 KB flash, 10 KB SRAM; same LQFP100 package | Requires external USB transceiver and 12 MHz crystal; insufficient memory for USB device stack | Choose only for non-USB designs where legacy toolchain support or lower unit cost outweighs integration benefits. |
Compared with LPC11U67JBD100 and LPC11U37FBD100, the LPC11U68JBD100E provides the highest on-chip memory (256 KB flash/36 KB SRAM) and retains full USB 2.0 device functionality with XTAL-less operation - making it the optimal choice for next-generation USB-connected embedded systems requiring field-upgradability and sensor-rich operation.
Availability
LPC11U68JBD100E is available at Aetrix Electronics and suitable for GPS trackers, medical monitors, car radios, and three-phase e-meters requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience.
Supply support for LPC11U68JBD100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with headquarters in Eindhoven, Netherlands.
The LPC11U6x family was designed specifically for cost-sensitive, USB-enabled embedded control applications demanding low power, high integration, and rapid time-to-market - targeting portable instrumentation, smart peripherals, and energy metering systems.
FAQ
What is the maximum operating frequency of the LPC11U68JBD100E?
The LPC11U68JBD100E operates at a maximum CPU frequency of 50 MHz, enabled by its ARM Cortex-M0+ core and supported by the system PLL. This frequency is achievable across the full industrial temperature range (−40 °C to +105 °C) with a 2.4 V–3.6 V supply, and is sustained using either the internal 12 MHz RC oscillator (trimmed to ±1 %) or an external crystal up to 25 MHz.
Does the LPC11U68JBD100E support USB device functionality without an external crystal?
Yes, the LPC11U68JBD100E includes a full-speed USB 2.0 device controller with on-chip PHY and supports XTAL-less low-speed mode. This allows USB enumeration and basic device operation using the internal oscillator, eliminating the need for an external 12 MHz crystal - confirmed in Section 2 "Features and benefits" and Table 2 of the datasheet.
How many ADC channels does the LPC11U68JBD100E support, and what is its maximum sample rate?
The LPC11U68JBD100E integrates a single 12-bit ADC supporting up to 12 input channels with a maximum sample rate of 2 Msamples/s. It also supports two independent conversion sequences, enabling simultaneous sampling of multiple sensor inputs - a capability explicitly documented in the "Analog peripherals" section of the datasheet.
What power-saving modes are available on the LPC11U68JBD100E, and how is wake-up implemented?
The LPC11U68JBD100E supports Sleep, Deep-sleep, Power-down, and Deep power-down modes. Wake-up from Deep-sleep and Power-down modes is possible via external pin interrupts (e.g., PIO0_16 with 20 ns glitch filter) or USART activity. The Deep power-down mode achieves sub-μA current draw while retaining RTC and backup register contents using the VBAT supply.
Is the LPC11U68JBD100E pin-compatible with other members of the LPC11U6x family in LQFP100 packaging?
Yes, all LQFP100 variants of the LPC11U6x family - including LPC11U67JBD100 and LPC11U68JBD100 - share identical pinouts and package dimensions (SOT407-1). This enables hardware reuse across memory variants, provided firmware accommodates differences in flash size, SRAM allocation, and peripheral enablement per datasheet Table 2.
LPC11U68JBD100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 36K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U68JBD100E FAQ
1.How can I place an order for LPC11U68JBD100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U68JBD100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U68JBD100E reliable?
The price and inventory of LPC11U68JBD100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U68JBD100E is usually 5 days.
3.What payment methods are accepted for LPC11U68JBD100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U68JBD100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U68JBD100E?
LPC11U68JBD100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U68JBD100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U68JBD100E?
For technical support, including LPC11U68JBD100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U68JBD100E requirements.
6.How does Aetrix verify that LPC11U68JBD100E is sourced from the original manufacturer or authorized distributors?
All LPC11U68JBD100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U68JBD100E meets industry standards.
7.What is the process for return or replacement of LPC11U68JBD100E?
All LPC11U68JBD100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U68JBD100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U68JBD100E part is unused and in its original packaging.
Return procedure for LPC11U68JBD100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U68JBD100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

