NXP Semiconductors LPC11U68JBD64K
- Part No.:
- LPC11U68JBD64K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC11U68JBD64K.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC11U68JBD64K from NXP Semiconductors is a 32-bit ARM Cortex-M0+ microcontroller operating at up to 50 MHz, featuring 256 KB flash, 36 KB SRAM, and 4 KB EEPROM. It integrates USB 2.0 full-speed device controller with on-chip PHY, dual I²C interfaces (one Fast-mode Plus), five USARTs, 12-bit ADC with 10 channels, and SCTimer/PWM subsystem - deployed in GPS trackers, medical monitors, and car radios.
For engineers reviewing the LPC11U68JBD64K datasheet, LPC11U68JBD64K pinout, LPC11U68JBD64K application, or LPC11U68JBD64K equivalent, key selection criteria include USB device capability without external crystal, 10-channel 12-bit ADC sampling up to 2 Msamples/s, deep power-down wake-up via PIO0_16, and LQFP64 package compatibility with 48 GPIO pins.
Technical Context
The LPC11U68JBD64K implements an ARM Cortex-M0+ core with two-stage pipeline, single-cycle I/O, and NVIC for deterministic interrupt handling. Its clock system includes dedicated USB PLL, main PLL, 12 MHz ±1% IRC, 32 kHz RTC oscillator, and programmable watchdog oscillator (9.4 kHz–2.3 MHz).
Peripheral architecture features AHB multilayer matrix, high-speed GPIO connected directly to the Cortex-M0+ IO bus, DMA engine with 16 channels, CRC engine, and configurable PWM/timer subsystem combining standard timers and State-Configurable Timers (SCT0/SCT1) supporting up to 19 PWM outputs across six independent time bases.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, r0p1 revision, 50 MHz max operation with single-cycle multiplier and fast I/O access. |
| Memory | 256 KB flash (page-erasable), 36 KB SRAM (32 KB main + two 2 KB blocks), 4 KB EEPROM for nonvolatile data storage. |
| ADC | 12-bit SAR ADC with 10 input channels, 2 Msamples/s max rate, dual independent conversion sequences, internal/external trigger support. |
| USB Interface | Full-speed (12 Mbps) USB 2.0 device controller with integrated PHY and XTAL-less low-speed mode for crystal-free enumeration. |
| I/O & Timers | 48 GPIO pins (LQFP64), 6 configurable timers (including SCTimer/PWM), 21 match outputs, 16 capture inputs, windowed watchdog timer (WWDT). |
| Power & Temp | Single 2.4 V–3.6 V supply, separate VBAT for RTC, −40 °C to +105 °C industrial temperature range, Deep power-down mode with wake-up on PIO0_16. |
Pinout & Package
LPC11U68JBD64K is housed in a plastic LQFP64 package (10 × 10 × 1.4 mm, SOT314-2), with 64 leads and exposed pad for thermal management. Pin functions are software-configurable via IOCON registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RTCXIN) | RTC oscillator input | Connects to 32.768 kHz crystal for battery-backed real-time clock operation. |
| 2 (RTCXOUT) | RTC oscillator output | Drives external 32.768 kHz crystal; requires no external load capacitors when used with internal oscillator. |
| 4 (RESET/PIO0_0) | Reset input / GPIO | Active-low reset with 20 ns glitch filter; also serves as debug select (LOW = JTAG, HIGH = SWD) and ISP/USB boot control. |
| 56 (PIO0_17) | GPIO / USART0 RTS | Configurable as general-purpose I/O or hardware flow control signal for USART0; supports synchronous mode clocking. |
| 64 (PIO1_19) | GPIO / SCT0_OUT0 | Programmable SCTimer0 PWM output channel 0; enables flexible waveform generation with independent time base. |
Key Features
| Feature | Design Value |
|---|---|
| XTAL-less USB | Full-speed USB device enumeration without external crystal - reduces BOM cost and board space in portable designs. |
| SCTimer/PWM | Two State-Configurable Timers support complex PWM patterns, input capture, and event sequencing with minimal CPU overhead. |
| ROM API Drivers | On-chip ROM provides validated drivers for USB, USART, I²C, DMA, and Flash IAP - accelerates firmware development and improves code reliability. |
| Deep Power-down Wake-up | Dedicated PIO0_16 pin with 20 ns glitch filter enables sub-μA sleep current and reliable wake-up from external events or USB activity. |
| High-Speed GPIO | Direct connection to Cortex-M0+ IO bus allows single-cycle read/write access - critical for real-time bit-banging and fast peripheral control. |
Applications
| GPS Tracker | Medical Monitor |
|---|---|
Use Scenario: Portable asset tracking unit with GNSS receiver, cellular modem, and battery management. IC Role / Device Role / Timing Role: Main system controller managing GNSS data parsing, modem communication, sensor fusion, and low-power state transitions. Use Value: USB device interface enables direct PC configuration and firmware updates; 10-channel ADC acquires battery voltage, temperature, and motion sensor signals simultaneously. | Use Scenario: Compact bedside vital signs monitor measuring ECG, SpO₂, and respiration rate. IC Role / Device Role / Timing Role: Central MCU coordinating analog front-end acquisition, digital signal processing, display interface, and alarm logic. Use Value: 12-bit ADC with 2 Msamples/s supports oversampling for noise reduction; deep power-down mode extends battery life between patient measurements. |
| Car Radio | Three-phase E-meter |
Use Scenario: Automotive infotainment head unit with Bluetooth audio, USB media playback, and touch UI. IC Role / Device Role / Timing Role: Secondary controller handling USB host/device switching, audio codec interface, and button/LED management. Use Value: Five USARTs enable concurrent connections to Bluetooth module, display driver, and CAN gateway; I²C Fast-mode Plus supports high-speed sensor reads. | Use Scenario: DIN-rail mounted electricity meter with metrology IC, LCD, and PLC/HPLC communication. IC Role / Device Role / Timing Role: System management unit interfacing with metrology ASIC, managing tamper detection, secure firmware updates, and real-time billing data logging. Use Value: 4 KB EEPROM stores calibration coefficients and tariff tables with guaranteed 100k write cycles; RTC with VBAT backup maintains accurate time during mains failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC11U67JBD64 | 128 KB flash, 20 KB SRAM, identical peripherals and pinout. | Lower memory capacity limits firmware complexity and OTA update partitioning. | Select when application firmware fits within 128 KB flash and does not require extended RAM for buffers or stacks. |
| LPC11U37FBD64 | No USB PHY, no EEPROM, 64 KB flash, same core and package. | Lacks crystal-less USB and nonvolatile data storage - unsuitable for field-upgradable or USB-connected devices. | Choose only for cost-sensitive, USB-free applications where EEPROM is unnecessary and flash footprint is ≤64 KB. |
Compared with LPC11U67JBD64 and LPC11U37FBD64, the LPC11U68JBD64K provides maximum on-chip memory (256 KB flash/36 KB SRAM) and integrated USB PHY with XTAL-less operation - enabling robust firmware updates, complex protocol stacks, and crystal-free USB device functionality in space-constrained industrial designs.
Availability
LPC11U68JBD64K is available at Aetrix Electronics and suitable for GPS trackers, medical monitors, and car radios requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for LPC11U68JBD64K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, mobile, and communication infrastructure markets.
The LPC11U6x family was designed for cost-sensitive, USB-enabled embedded applications demanding low power, rich analog/peripheral integration, and rapid time-to-market - targeting portable instrumentation, smart sensors, and human-interface devices.
FAQ
What is the maximum operating frequency of the LPC11U68JBD64K?
The LPC11U68JBD64K operates at a maximum CPU frequency of 50 MHz using its ARM Cortex-M0+ core. This speed is achievable with either the internal 12 MHz ±1% IRC oscillator (with PLL multiplication) or an external crystal (1–25 MHz). The core's two-stage pipeline and single-cycle I/O ensure deterministic real-time response at this clock rate, and the LPC11U68JBD64K maintains full peripheral functionality across the entire 50 MHz range.
Does the LPC11U68JBD64K support USB without an external crystal?
Yes, the LPC11U68JBD64K includes an on-chip USB 2.0 full-speed device controller with integrated PHY and supports XTAL-less low-speed mode for enumeration. This eliminates the need for an external 12 MHz crystal in USB device applications, reducing bill-of-materials cost and PCB area. The LPC11U68JBD64K achieves reliable USB connectivity using its internal oscillators and calibrated timing circuits - verified per USB-IF compliance requirements.
How many ADC channels does the LPC11U68JBD64K have, and what is its sampling rate?
The LPC11U68JBD64K integrates a single 12-bit successive approximation register (SAR) ADC with up to 10 input channels (as implemented in the LQFP64 package). It supports sample rates up to 2 Msamples/s, with dual independent conversion sequences and multiple trigger sources (timer, GPIO, software). This ADC capability is fully retained in the LPC11U68JBD64K and enables high-fidelity sensor acquisition in applications like medical monitoring and energy metering.
What power modes does the LPC11U68JBD64K support, and how is wake-up handled?
The LPC11U68JBD64K supports Sleep, Deep-sleep, Power-down, and Deep power-down modes, managed by its integrated Power Management Unit (PMU). In Deep power-down mode, current drops below 1 µA, and wake-up is supported via external pin (PIO0_16 with 20 ns glitch filter), USART activity, or RTC alarm. The LPC11U68JBD64K requires external pull-up on PIO0_16 before entering Deep power-down and accepts a LOW pulse ≥50 ns to exit - ensuring deterministic low-power operation in battery-powered systems.
Is the LPC11U68JBD64K pin-compatible with other members of the LPC11U6x family?
Yes, the LPC11U68JBD64K shares identical LQFP64 pinout and electrical characteristics with other LPC11U6x variants in the same package (e.g., LPC11U67JBD64, LPC11U66JBD64). All LQFP64 versions use SOT314-2 mechanical dimensions and maintain function-aligned pin assignments across flash/SRAM configurations. This allows hardware design reuse and firmware scalability - the LPC11U68JBD64K can replace lower-memory variants without PCB changes, provided software accommodates increased memory resources.
LPC11U68JBD64K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC11Uxx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, Microwire, SmartCard, SPI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 36K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC11U68JBD64K FAQ
1.How can I place an order for LPC11U68JBD64K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC11U68JBD64K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC11U68JBD64K reliable?
The price and inventory of LPC11U68JBD64K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC11U68JBD64K is usually 5 days.
3.What payment methods are accepted for LPC11U68JBD64K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC11U68JBD64K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC11U68JBD64K?
LPC11U68JBD64K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC11U68JBD64K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC11U68JBD64K?
For technical support, including LPC11U68JBD64K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC11U68JBD64K requirements.
6.How does Aetrix verify that LPC11U68JBD64K is sourced from the original manufacturer or authorized distributors?
All LPC11U68JBD64K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC11U68JBD64K meets industry standards.
7.What is the process for return or replacement of LPC11U68JBD64K?
All LPC11U68JBD64K units undergo pre-shipment inspection (PSI). If there is an issue with LPC11U68JBD64K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC11U68JBD64K part is unused and in its original packaging.
Return procedure for LPC11U68JBD64K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC11U68JBD64K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

