NXP Semiconductors LPC1226FBD64/301,1
- Part No.:
- LPC1226FBD64/301,1
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC1226FBD64/301,1.pdf
- Description:
- IC MCU 32BIT 96KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1226FBD64/301 from NXP Semiconductors is a 32-bit ARM Cortex-M0 microcontroller operating at up to 45 MHz, featuring 96 kB flash, 8 kB SRAM, a 10-bit 8-channel ADC, two analog comparators, two UARTs (one with RS-485 support), I²C-Fast-mode Plus (1 Mbit/s), SSP/SPI, and 55 GPIO pins in a 64-pin LQFP package. It targets factory automation control nodes requiring deterministic real-time response and low-power operation.
For engineers reviewing the LPC1226FBD64/301 datasheet, LPC1226FBD64/301 pinout, LPC1226FBD64/301 application, or LPC1226FBD64/301 equivalent, key selection criteria include its 96 kB flash capacity, dual UART with hardware flow control, I²C Fast-mode Plus compliance, 55 GPIO with programmable glitch filtering, and IEC-60335 Class B certified Windowed Watchdog Timer for safety-critical industrial firmware.
Technical Context
The LPC1226FBD64/301 implements the ARM Cortex-M0 core with Nested Vectored Interrupt Controller (NVIC) and Serial Wire Debug (SWD), delivering 1.51 CoreMark/MHz performance. Its memory subsystem includes 96 kB on-chip flash with 512-byte page erase and 8 kB SRAM, enabling efficient EEPROM emulation and in-field firmware updates via ISP/IAP.
Peripheral integration centers on deterministic timing and mixed-signal control: dual UARTs support fractional baud rate generation and IrDA/RS-485 modes; the I²C interface meets Fast-mode Plus (1 Mbit/s) with multi-address recognition and programmable glitch filtering; two analog comparators provide timer-triggered outputs and 555-timer emulation capability via ROSC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, up to 45 MHz (1 wait state) - enables high code density and deterministic interrupt latency for real-time control loops. |
| Flash Memory | 96 kB with 512-byte page erase - supports fine-grained firmware updates and robust EEPROM emulation without external memory. |
| SRAM | 8 kB - sufficient for RTOS stacks, communication buffers, and sensor data processing in compact industrial nodes. |
| Analog Peripherals | 10-bit 8-channel ADC + two analog comparators with output feedback - enables direct sensor signal conditioning and threshold-triggered event generation. |
| Digital Interfaces | 2 × UART (1 with RS-485/modem), 1 × I²C-FM+ (1 Mbit/s), 1 × SSP/SPI - provides flexible serial connectivity for industrial bus gateways and sensor hubs. |
| GPIO | 55 pins with programmable pull-up, open-drain, glitch filter, and 4 high-current outputs - supports direct LED driving, relay control, and noise-immune digital I/O in factory environments. |
| Power Management | Three low-power modes (Sleep, Deep-sleep, Deep power-down) with RTC wake-up and 12-pin start logic - extends battery life in wireless sensor nodes and alarm systems. |
Pinout & Package
LPC1226FBD64/301 uses a 64-pin LQFP package (SOT314-2), 10 mm × 10 mm × 1.4 mm body, with 3.3 V supply (VDD(3V3) and VDD(IO)), dual ground planes (VSS and VSSIO), and dedicated RTC oscillator pins (RTCXIN/RTCXOUT).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_13 | Reset input / General-purpose I/O | Active-low reset with internal pull-up; default function after reset ensures reliable boot initialization. |
| SWDIO/PIO0_25 & SWCLK/PIO0_26 | Serial Wire Debug interface | Standard 2-pin debug interface supporting full programming, breakpoint, and real-time trace without JTAG overhead. |
| XTALIN/XTALOUT | Crystal oscillator inputs | Supports 1–25 MHz crystals for precise system clock generation; optional PLL allows CPU operation up to 45 MHz. |
| VREF_CMP | Analog comparator reference | External reference voltage input for accurate threshold comparison across both analog comparators. |
| AD0–AD7 | ADC input channels | Eight dedicated analog inputs mapped to PIO0_30, PIO0_31, PIO1_0–PIO1_5 - enables simultaneous monitoring of multiple sensors. |
| ACMP0_O / ACMP1_O | Analog comparator outputs | Dedicated output pins (PIO0_27, PIO0_28) with high-current drive - directly trigger timers or drive LEDs/relays without external buffers. |
Key Features
| Feature | Design Value |
|---|---|
| ROM-based integer division | Hardware-accelerated 32-bit divide routines reduce flash footprint and improve arithmetic determinism vs software libraries. |
| Windowed Watchdog Timer | IEC-60335 Class B certified - enforces strict time-window refresh requirements for safety-critical firmware execution. |
| Programmable GPIO glitch filter | Configurable digital filter per pin eliminates contact bounce and EMI-induced false interrupts in industrial switch inputs. |
| Relaxation oscillator (ROSC) | Integrated 555-timer emulation circuit on PIO0_29 - replaces external timer ICs in simple timing applications. |
| CRC engine | Hardware-accelerated CRC-32 computation - offloads checksum calculation from CPU during firmware update or data transmission. |
Applications
| eMetering | Lighting Control |
|---|---|
Use Scenario: Smart electricity meter with tamper detection, pulse counting, and HAN communication. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, tariff switching, secure firmware updates, and RS-485 PLC communication. Use Value: 96 kB flash stores dual-metering firmware and security keys; I²C-FM+ interfaces with secure element; Windowed WDT ensures compliance with IEC 62056-21 safety requirements. | Use Scenario: DALI-2 compliant LED driver with thermal monitoring and dimming profile storage. IC Role / Device Role / Timing Role: System-on-chip controller handling DALI protocol stack, PWM dimming generation, and analog temperature sensing. Use Value: Two UARTs support DALI master/slave and debug interfaces simultaneously; 10-bit ADC monitors heatsink temperature; high-current GPIO drives status LEDs directly. |
| Industrial Networking | Alarm Systems |
Use Scenario: Modbus RTU-to-TCP gateway connecting legacy field devices to cloud SCADA platforms. IC Role / Device Role / Timing Role: Protocol translation engine with RS-485 physical layer, TCP/IP stack offload, and watchdog-managed failover. Use Value: Dual UARTs enable concurrent Modbus RTU (UART0) and Ethernet MAC interface (UART1 via SPI-to-Ethernet bridge); 55 GPIO support discrete I/O expansion for status reporting. | Use Scenario: Wireless intrusion detection panel with door/window sensors, siren control, and battery backup. IC Role / Device Role / Timing Role: Low-power central controller managing sensor polling, alarm triggering, RTC-based scheduling, and battery voltage monitoring. Use Value: Deep power-down mode draws <1 µA with RTC wake-up; 8-channel ADC measures battery voltage and sensor thresholds; ROSC replaces external 555 timer in siren oscillator circuit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1227FBD64/301 | 128 kB flash, same peripherals and pinout - no hardware changes required. | Supports larger firmware images (e.g., OTA-capable bootloader + application + crypto library). | Select when future firmware growth or cryptographic operations require >96 kB flash space. |
| LPC1115JBD48/302 | ARM Cortex-M0, 32 kB flash, 4 kB SRAM, 48-pin LQFP, no ROSC or comparator outputs. | Suitable for cost-sensitive, lower-complexity nodes where analog comparator triggering and 555 emulation are not needed. | Choose for simpler control tasks with reduced memory and peripheral requirements; requires PCB redesign due to 48-pin footprint. |
Compared with LPC1227FBD64/301, the LPC1226FBD64/301 trades 32 kB flash for identical real-time peripherals and safety features; versus LPC1115JBD48/302, it delivers 3× more flash, 2× more SRAM, 7-pin larger package, and critical analog comparator outputs - making it optimal for industrial edge nodes requiring firmware resilience and mixed-signal responsiveness.
Availability
LPC1226FBD64/301 is available at Aetrix Electronics and suitable for eMetering, lighting control, and industrial networking applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for LPC1226FBD64/301 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and safety-certified peripherals.
The LPC122x product line was designed specifically for cost-sensitive industrial control applications demanding high reliability, low power consumption, and integrated analog/mixed-signal capabilities - including IEC-60335 certification readiness and deterministic real-time behavior.
FAQ
What is the maximum operating frequency of the LPC1226FBD64/301?
The LPC1226FBD64/301 operates at a maximum CPU frequency of 45 MHz when executing from flash memory with one wait state. This frequency is achieved using the on-chip PLL driven by either the internal 12 MHz RC oscillator (trimmed to ±1 %) or an external crystal oscillator in the 1–25 MHz range. The LPC1226FBD64/301 achieves a CoreMark score of over 45, equivalent to 1.51 CoreMark/MHz, confirming its deterministic real-time performance.
Does the LPC1226FBD64/301 support in-system programming (ISP)?
Yes, the LPC1226FBD64/301 supports In-System Programming (ISP) via its built-in bootloader, enabling firmware updates through UART0 without requiring external programming hardware. It also supports In-Application Programming (IAP), allowing runtime reprogramming of flash sectors - essential for implementing secure over-the-air (OTA) updates and EEPROM emulation. The LPC1226FBD64/301 bootloader is ROM-resident and activated by asserting a specific pin state during reset.
How many analog-to-digital converter (ADC) channels does the LPC1226FBD64/301 have?
The LPC1226FBD64/301 integrates a single 10-bit successive approximation ADC with eight input channels (AD0–AD7), mapped to pins PIO0_30, PIO0_31, PIO1_0 through PIO1_5. These channels support programmable sample rates and can be triggered by hardware events such as timer match or comparator output, enabling synchronized sensor acquisition. The ADC uses VDD(3V3) as its reference voltage, ensuring stable conversion accuracy across varying load conditions.
What safety certifications apply to the LPC1226FBD64/301's watchdog timer?
The LPC1226FBD64/301 incorporates a Windowed Watchdog Timer (WWDT) certified to IEC-60335 Class B requirements for household and similar electrical appliances. This certification confirms that the WWDT enforces strict upper and lower time-window constraints on refresh intervals, preventing both premature timeout and delayed detection of firmware hangs. The LPC1226FBD64/301 WWDT is fully configurable via registers and supports reset or interrupt-only operation modes.
Can the LPC1226FBD64/301 generate precise baud rates for UART communication?
Yes, the LPC1226FBD64/301 supports fractional baud rate generation in both UART0 and UART1, enabling accurate bit timing across wide clock source variations - including the ±1 % internal RC oscillator. Each UART includes a 16-byte FIFO and hardware flow control signals (RTS/CTS), allowing reliable high-speed serial communication up to 1 Mbit/s. UART0 additionally supports RS-485 direction control and modem handshake lines (DTR/DSR/DCD/RI), making the LPC1226FBD64/301 suitable for industrial fieldbus interfaces.
LPC1226FBD64/301,1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC1200
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 45MHz
- Connectivity:
- I2C, IrDA, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, WDT
- Number of I/O:
- 55
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1226FBD64/301,1 FAQ
1.How can I place an order for LPC1226FBD64/301,1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1226FBD64/301,1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1226FBD64/301,1 reliable?
The price and inventory of LPC1226FBD64/301,1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1226FBD64/301,1 is usually 5 days.
3.What payment methods are accepted for LPC1226FBD64/301,1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1226FBD64/301,1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1226FBD64/301,1?
LPC1226FBD64/301,1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1226FBD64/301,1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1226FBD64/301,1?
For technical support, including LPC1226FBD64/301,1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1226FBD64/301,1 requirements.
6.How does Aetrix verify that LPC1226FBD64/301,1 is sourced from the original manufacturer or authorized distributors?
All LPC1226FBD64/301,1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1226FBD64/301,1 meets industry standards.
7.What is the process for return or replacement of LPC1226FBD64/301,1?
All LPC1226FBD64/301,1 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1226FBD64/301,1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1226FBD64/301,1 part is unused and in its original packaging.
Return procedure for LPC1226FBD64/301,1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1226FBD64/301,1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

