NXP Semiconductors LPC1313FHN33/01,51
- Part No.:
- LPC1313FHN33/01,51
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1313FHN33/01,51.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,047
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1313FHN33/01 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller in a 33-pin HVQFN package, delivering up to 72 MHz CPU operation, 32 kB flash, 8 kB SRAM, and integrated power management for low-power embedded control. It supports I²C Fast-mode Plus (1 Mbit/s), UART with RS-485 support, four general-purpose timers, 10-bit ADC (8 channels), and Windowed Watchdog Timer (WWDT) - deployed in smart lighting and white goods motor control.
For engineers reviewing the LPC1313FHN33/01 datasheet, LPC1313FHN33/01 pinout, LPC1313FHN33/01 application, or LPC1313FHN33/01 equivalent, key selection criteria include its HVQFN33 thermal-enhanced package, WWDT and BOD with four forced-reset thresholds, programmable pseudo open-drain GPIO, and boot-time power profile selection for active/sleep optimization - all without USB or second SSP controller.
Technical Context
The LPC1313FHN33/01 implements the ARM Cortex-M3 core with Harvard architecture, 3-stage pipeline, and internal prefetch unit enabling speculative branching. Its memory subsystem includes 32 kB on-chip flash (with ISP/IAP support) and 8 kB SRAM, backed by ROM-resident power profiles for runtime performance/power trade-off tuning.
Peripherals are connected via AHB-Lite and APB buses: one UART with fractional baud rate generation and RS-485 support, one I²C-bus interface compliant with Fast-mode Plus (1 Mbit/s), one SSP controller, four 32/16-bit timers (13 match outputs, 4 capture inputs), and an 8-channel 10-bit ADC. The device lacks USB and second SSP - distinguishing it from LPC1342/43 and LPC1313FBD48/01 variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 72 MHz max - enables deterministic real-time control with NVIC and low-latency interrupt handling. |
| Memory | 32 kB flash + 8 kB SRAM - sufficient for standalone firmware with bootloader, sensor processing, and communication stacks. |
| I²C Interface | Fast-mode Plus, 1 Mbit/s - supports high-speed sensor/EEPROM interfacing with robust noise immunity and high-current sink capability. |
| ADC | 10-bit, 8-channel - provides sufficient resolution for analog sensing in lighting dimming, temperature monitoring, and motor current feedback. |
| Timers | Four general-purpose timers (CT32B0/1, CT16B0/1) with 13 match outputs and 4 capture inputs - enables PWM generation, pulse measurement, and time-stamped event logging. |
| Power Management | Three reduced-power modes (Sleep, Deep-sleep, Deep power-down) + WWDT + 4-level BOD forced reset - ensures reliable operation in battery-backed or energy-constrained systems. |
| GPIO | Up to 33 pins (HVQFN33 package), with programmable pseudo open-drain mode and internal pull-ups to full VDD - simplifies level-shifting and reduces external component count. |
Pinout & Package
HVQFN33 package: plastic thermal enhanced very thin quad flat package, no leads, 33 terminals, body size 7 × 7 × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / General-purpose I/O | Active-low reset with 20 ns glitch filter; dual-role pin enables hardware reset or GPIO use after initialization. |
| PIO0_1/CLKOUT/CT32B0_MAT2 | Clock output / Timer match output | Provides system clock derivative (e.g., CPU/IRC/oscillator divided) for test points or peripheral sync; also serves as timer-driven signal source. |
| PIO0_4/SCL & PIO0_5/SDA | I²C bus clock/data | Open-drain I²C pins supporting Fast-mode Plus (1 Mbit/s); high-current sink enabled when Fast-mode Plus selected - eliminates need for external pull-downs in high-noise environments. |
| PIO0_6/SCK0 & PIO0_2/SSEL0 & PIO0_8/MISO0 & PIO0_9/MOSI0 | SSP0 interface signals | Full SPI master/slave interface (SCK, SSEL, MISO, MOSI) for flash, sensors, or displays - uses dedicated APB-connected SSP controller with FIFO. |
| PIO1_6/RXD & PIO1_7/TXD & PIO0_7/CTS & PIO1_5/RTS | UART interface with flow control | Hardware RTS/CTS flow control enables reliable long-frame transmission in RS-485 networks - critical for industrial lighting controllers and appliance HMI backchannels. |
| R/PIO0_11/AD0 to PIO1_11/AD7 | ADC inputs (8 channels) | Analog inputs mapped to dedicated pins with internal 5 V-tolerant structure (digital section disabled during ADC use) - supports direct connection to resistive sensors or voltage dividers. |
| SWDIO/PIO1_3 & SWCLK/PIO0_10 | Serial Wire Debug interface | Two-pin debug interface (SWD) enables non-intrusive programming, real-time tracing (SWO on PIO0_9), and low-pin-count field updates - essential for space-constrained white goods PCBs. |
Key Features
| Feature | Design Value |
|---|---|
| Windowed Watchdog Timer (WWDT) | Prevents runaway code in safety-critical lighting and appliance control by requiring periodic windowed refresh - not available in standard LPC1313FHN33. |
| Four-level Brownout Detect (BOD) forced reset | Enables precise power-fail response across varying supply conditions - e.g., graceful shutdown before brownout-induced register corruption in metering applications. |
| Programmable pseudo open-drain GPIO | Eliminates need for external pull-up resistors on I²C or SMBus lines while retaining full 3.3 V logic compatibility - reduces BOM cost and board area. |
| Boot-time power profile selection | Single function call activates optimized Active/Sleep power states stored in ROM - accelerates low-power design validation for battery-assisted alarm systems. |
| High-current GPIO drivers | 20 mA sink on I²C pins (Fast-mode Plus) and 20 mA source on PIO0_7 - directly drives LEDs or small relays without buffer transistors in lighting control modules. |
Applications
| Smart Lighting Control | White Goods Motor Interface |
|---|---|
Use Scenario: Dimmable LED driver with ambient light sensing and DALI/KNX bridge functionality. IC Role / Device Role / Timing Role: Main system controller executing lighting algorithms, managing I²C sensor reads, generating PWM for LED current regulation, and handling UART-based DALI protocol framing. Use Value: 32 kB flash stores dual lighting profiles; WWDT ensures fail-safe dimming ramp-down; 10-bit ADC resolves lux-level changes with <1% error over temperature. |
Use Scenario: Washing machine drum motor control with speed feedback, temperature monitoring, and water-level sensing. IC Role / Device Role / Timing Role: Real-time motor commutation supervisor using timer match outputs for PWM generation and capture inputs for hall-effect encoder timing. Use Value: Four independent timers enable simultaneous PWM, RPM counting, and fault-detection pulse width measurement; 8-channel ADC acquires thermistor, pressure, and current-sense data concurrently. |
| Energy Metering Front-End | Home Alarm System Controller |
Use Scenario: Sub-metering node for HVAC or plug-load monitoring with isolated current sensing and RF/PLC communication. IC Role / Device Role / Timing Role: Signal conditioner and data aggregator - digitizing shunt voltage via ADC, computing RMS/active power, and formatting packets for UART-to-PLC modem interface. Use Value: Fractional baud rate generator maintains accurate UART timing across wide temperature ranges; Deep-sleep mode draws <1 µA for wake-on-interrupt metering bursts. |
Use Scenario: Wireless door/window sensor hub with PIR motion detection, tamper switch monitoring, and encrypted Zigbee/Thread radio interface. IC Role / Device Role / Timing Role: Low-power sensor fusion engine - waking from Deep power-down on GPIO edge, sampling multiple analog/digital sensors, and triggering secure radio transmit. Use Value: WAKEUP pin supports 40-pin wake capability; programmable BOD thresholds prevent false alarms during brownout events; ROM power profiles reduce firmware development effort for certified alarm firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1343FHN33 | Includes USB 2.0 full-speed device controller with on-chip PHY; same flash/SRAM but no WWDT or 4-level BOD. | Suitable where USB device enumeration (e.g., HID keyboard/mouse emulation) is required; unsuitable for BOD-critical metering. | Select when USB connectivity outweighs watchdog robustness - requires additional USB layout and descriptor firmware. |
| LPC1313FBD48/01 | 48-pin LQFP package; adds second SSP controller and DTR/DSR/DCD/RI UART control pins; identical WWDT/BOD features. | Better suited for complex industrial interfaces requiring dual SPI peripherals or modem-style UART handshaking. | Choose for designs needing extra GPIO or second serial peripheral - requires larger PCB footprint and different thermal layout. |
Compared with LPC1343FHN33, the LPC1313FHN33/01 trades USB for enhanced reliability via WWDT and granular BOD; versus LPC1313FBD48/01, it offers identical core functionality in a smaller HVQFN33 package at the cost of two SSP channels and extended UART signaling.
Availability
LPC1313FHN33/01 is available at Aetrix Electronics and suitable for smart lighting control, white goods motor interface, and home alarm system applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for LPC1313FHN33/01 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1300L series - including the LPC1313FHN33/01 - was designed specifically for ultra-low-power embedded control in cost-sensitive consumer and industrial appliances, emphasizing runtime power optimization without sacrificing real-time responsiveness.
FAQ
What is the maximum operating frequency of the LPC1313FHN33/01?
The LPC1313FHN33/01 operates at a maximum CPU frequency of 72 MHz, achieved via its ARM Cortex-M3 core with internal PLL driven by the system oscillator or 12 MHz internal RC oscillator. This frequency is fully supported across the specified 2.0 V to 3.6 V supply range and industrial temperature grade, enabling deterministic real-time execution for lighting and appliance control tasks within the LPC1313FHN33/01's thermal envelope.
Does the LPC1313FHN33/01 include USB functionality?
No, the LPC1313FHN33/01 does not include USB functionality. Unlike the LPC1342/43 variants, this part omits the USB 2.0 full-speed device controller and associated PHY. Its pinout contains no USB_DP or USB_DM signals, and the datasheet explicitly lists USB as "–" for all LPC1311/13 variants. The LPC1313FHN33/01 relies on UART, I²C, and SSP for host and peripheral communication - confirmed in Table 2 of the official NXP datasheet.
What distinguishes the /01 suffix in LPC1313FHN33/01?
The /01 suffix denotes the LPC1300L series variant, which adds critical reliability features absent in the base LPC1313FHN33: Windowed Watchdog Timer (WWDT), four-level Brownout Detect (BOD) forced reset, programmable pseudo open-drain GPIO, and boot-time power profile selection. These enhancements are documented in the "Remark" section of the NXP datasheet and validated in Table 2's "Power profiles" column - making the LPC1313FHN33/01 the preferred choice for safety-aware applications like alarm systems and metering.
How many ADC channels does the LPC1313FHN33/01 support?
The LPC1313FHN33/01 supports eight 10-bit ADC input channels (AD0–AD7), mapped to dedicated pins PIO0_11, PIO1_0–PIO1_2, SWDIO/PIO1_3, PIO1_4–PIO1_5, and PIO1_10–PIO1_11. All channels share a common reference (VDD) and are accessible via the on-chip ADC peripheral with configurable sample rate and burst mode - verified in both the "Features and benefits" section and Table 2 of the NXP datasheet.
What package type is used for the LPC1313FHN33/01?
The LPC1313FHN33/01 uses the HVQFN33 package: a 33-terminal, leadless, thermally enhanced very thin quad flat package measuring 7 × 7 × 0.85 mm. This package is explicitly listed in Table 1 ("Ordering information") and Figure 5 ("LPC1311/13 HVQFN33 package") of the NXP datasheet, and its pinout is fully detailed in Table 4 - confirming mechanical compatibility and thermal performance for compact, high-density PCB layouts.
LPC1313FHN33/01,51 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC13xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1313FHN33/01,51 FAQ
1.How can I place an order for LPC1313FHN33/01,51 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1313FHN33/01,51 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1313FHN33/01,51 reliable?
The price and inventory of LPC1313FHN33/01,51 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1313FHN33/01,51 is usually 5 days.
3.What payment methods are accepted for LPC1313FHN33/01,51?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1313FHN33/01,51 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1313FHN33/01,51?
LPC1313FHN33/01,51 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1313FHN33/01,51 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1313FHN33/01,51?
For technical support, including LPC1313FHN33/01,51 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1313FHN33/01,51 requirements.
6.How does Aetrix verify that LPC1313FHN33/01,51 is sourced from the original manufacturer or authorized distributors?
All LPC1313FHN33/01,51 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1313FHN33/01,51 meets industry standards.
7.What is the process for return or replacement of LPC1313FHN33/01,51?
All LPC1313FHN33/01,51 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1313FHN33/01,51, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1313FHN33/01,51 part is unused and in its original packaging.
Return procedure for LPC1313FHN33/01,51:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1313FHN33/01,51 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

