NXP Semiconductors LPC1313FHN33,551
- Part No.:
- LPC1313FHN33,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1313FHN33,551.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:25,820
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1313FHN33,551 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller in HVQFN33 package, operating up to 72 MHz with 32 kB flash, 8 kB SRAM, one UART, one Fast-mode Plus I²C-bus interface (1 Mbit/s), four general-purpose timers, and 33 GPIO pins. It targets low-power embedded control in metering, lighting, and alarm systems.
For engineers reviewing the LPC1313FHN33,551 datasheet, LPC1313FHN33,551 pinout, LPC1313FHN33,551 application, or LPC1313FHN33,551 equivalent, key selection criteria include its 33-pin HVQFN thermal-enhanced package, absence of USB peripheral, support for 10-bit ADC across 8 channels, and compatibility with ISP/IAP programming via UART.
Technical Context
The LPC1313FHN33,551 implements the ARM Cortex-M3 core with Harvard architecture, 3-stage pipeline, and integrated NVIC for deterministic interrupt handling. It uses separate instruction and data buses with an internal prefetch unit supporting speculative branching.
Its peripheral set includes a single SSP controller, UART with RS-485/EIA-485 support and fractional baud rate generation, and a programmable Watchdog Timer (WDT) - but excludes USB, second SSP, and Windowed Watchdog Timer (WWDT), which are only present in /01 variants or LQFP48 packages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 3-stage pipeline, Harvard architecture with prefetch unit for speculative branching |
| Max Clock Frequency | 72 MHz - enables real-time control loops with sub-14 ns instruction cycle time |
| Flash Memory | 32 kB - sufficient for firmware with bootloader, communication stacks, and application logic |
| SRAM | 8 kB - supports moderate buffer requirements for UART/SSP/I²C data exchange |
| I²C Interface | Fast-mode Plus compliant, 1 Mbit/s - allows high-speed sensor or EEPROM interfacing without external level shifters |
| ADC | 10-bit resolution, 8-channel multiplexed input - suitable for analog sensing in white goods and lighting feedback control |
| GPIO Pins | 33 configurable pins with pull-up/pull-down, 5 V tolerant (digital mode), edge/level interrupt capability |
| Power Supply | 2.0 V to 3.6 V single rail - simplifies power design and enables direct Li-ion or regulated 3.3 V operation |
Pinout & Package
HVQFN33 package: plastic thermal-enhanced very thin quad flat package, no leads, 33 terminals, body size 7 × 7 × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / General-purpose I/O | Active-low reset with 20 ns glitch filter; default function is reset, usable as GPIO after initialization |
| PIO0_1/CLKOUT/CT32B0_MAT2 | Clock output / Timer match | Configurable clock output (system, IRC, CPU, or WDT source); also serves as 32-bit timer 0 match output 2 |
| PIO0_4/SCL & PIO0_5/SDA | I²C bus clock/data | Open-drain I²C pins supporting Fast-mode Plus (1 Mbit/s); high-current sink enabled when Fast+ selected |
| PIO0_6/SCK0 & PIO0_2/SSEL0 & PIO0_8/MISO0 & PIO0_9/MOSI0 | SSP0 interface signals | Full SPI master/slave interface on dedicated pins; SSEL0 active-low slave select, SCK0 clock, MISO0/MOSI0 bidirectional data |
| PIO1_6/RXD & PIO1_7/TXD & PIO0_7/CTS & PIO1_5/RTS | UART interface | Full hardware flow-controlled UART (RS-485/EIA-485 capable); CTS/RTS enable robust serial communication |
| R/PIO0_11/AD0 to PIO1_11/AD7 | Analog inputs | Eight 10-bit ADC input channels mapped across PIO0_11, PIO1_0–PIO1_3, PIO1_4–PIO1_11; digital I/O disabled when used as ADC |
| SWDIO/PIO1_3 & SWCLK/PIO0_10 | Debug interface | Two-pin Serial Wire Debug (SWD) for programming and real-time debugging; no JTAG overhead |
| VDD (pins 8, 27) | Power supply | Dual 3.3 V supply pins feeding internal regulator, peripherals, and ADC reference - improves noise immunity and current distribution |
| VSS (pin 33) | Ground | Single ground terminal; PCB layout requires low-inductance connection to minimize switching noise |
Key Features
| Feature | Design Value |
|---|---|
| In-System Programming (ISP) | Enables firmware updates over UART without external programmer - reduces field service cost and downtime |
| Programmable Power Profiles | Optimizes Active/Sleep power consumption via boot ROM API calls - critical for battery-powered metering applications |
| High-Current GPIO Drivers | 20 mA sink on I²C pins (Fast-mode Plus mode) and 20 mA source on PIO0_7 - drives LEDs or small relays directly |
| Integrated PMU | Supports Sleep, Deep-sleep, and Deep power-down modes with wake-up via 40 GPIO pins - extends battery life in alarm systems |
| 10-bit ADC with 8-channel mux | Allows simultaneous monitoring of multiple analog sensors (e.g., temperature, light, voltage) without external multiplexer |
| Serial Wire Trace (SWO) | Real-time instruction trace output on PIO0_9 - enables non-intrusive performance profiling and timing analysis |
Applications
| eMetering | Lighting Control |
|---|---|
Use Scenario: Residential or industrial electricity/water/gas meter with tamper detection and communication interface. IC Role / Device Role / Timing Role: Main system controller executing metrology algorithms, managing LCD/LED display, and handling UART/RS-485 communication. Use Value: 32 kB flash stores dual tariff logic and security firmware; 10-bit ADC reads shunt voltage/current; low-power modes extend battery life beyond 10 years. | Use Scenario: Smart LED driver or DALI-compatible lighting node with dimming, color tuning, and occupancy sensing. IC Role / Device Role / Timing Role: Real-time PWM generator and sensor hub coordinating ambient light, temperature, and motion inputs. Use Value: Four independent timers generate precise PWM outputs; 8-channel ADC monitors multiple photodiodes and thermistors; 33 GPIO support addressable LED strings and status indicators. |
| Alarm Systems | White Goods |
Use Scenario: Wireless home security panel with door/window sensors, PIR motion detectors, and GSM/UART alarm reporting. IC Role / Device Role / Timing Role: Central event processor managing sensor interrupts, keypad scanning, and communication protocol stack. Use Value: Edge/level-sensitive GPIO interrupts respond to sensor triggers within microseconds; Deep power-down mode draws <1 µA during standby; UART handles GSM module AT commands. | Use Scenario: Washing machine or refrigerator main control board managing motor drive, temperature regulation, and user interface. IC Role / Device Role / Timing Role: System-on-chip controller running appliance state machine, reading thermistors, driving displays, and communicating with motor drivers. Use Value: 8 kB SRAM buffers sensor logs and error codes; 33 GPIO interface buttons, LEDs, relays, and motor control signals; single 3.3 V supply simplifies power tree. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1343FHN33 | Includes USB 2.0 full-speed device controller with on-chip PHY; same flash/SRAM, identical package and pinout | Required where USB HID/MSC device functionality (e.g., firmware update via USB mass storage) is needed | Select LPC1343FHN33 if USB connectivity is mandatory; otherwise LPC1313FHN33,551 offers lower BOM cost and reduced EMI footprint |
| LPC1114FHN33 | ARM Cortex-M0 core, 50 MHz max, 32 kB flash, 4 kB SRAM, no WWDT or Fast-mode Plus I²C; same HVQFN33 package | Suitable for simpler control tasks with lower real-time demands and no need for advanced timer or I²C performance | Choose LPC1114FHN33 for cost-sensitive, low-complexity designs; LPC1313FHN33,551 preferred when Cortex-M3 features (NVIC, bit-band, memory protection) are required |
Compared with LPC1343FHN33, the LPC1313FHN33,551 omits USB hardware - reducing die area, power, and EMI sensitivity - while retaining identical timer, ADC, and I²C capabilities. Against LPC1114FHN33, it delivers higher interrupt responsiveness, deterministic latency, and richer peripheral integration at modest cost premium.
Availability
LPC1313FHN33,551 is available at Aetrix Electronics and suitable for eMetering, lighting control, and alarm systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for LPC1313FHN33,551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1300 series, including LPC1313FHN33,551, was designed for cost-effective, low-power 32-bit embedded control in resource-constrained applications such as utility metering and smart appliances.
FAQ
Does the LPC1313FHN33,551 support USB functionality?
No, the LPC1313FHN33,551 does not include a USB controller or PHY. USB device capability is exclusive to the LPC1342/43 variants. The LPC1313FHN33,551 relies on UART, I²C, or SSP for host communication. This omission reduces silicon area, power consumption, and EMI concerns - making it ideal for non-USB applications like standalone metering or lighting nodes where UART-based firmware updates suffice.
What is the maximum operating frequency of the LPC1313FHN33,551?
The LPC1313FHN33,551 operates at a maximum CPU frequency of 72 MHz. This is achieved using the system PLL, which can be driven by either the internal 12 MHz RC oscillator (trimmed to ±1 % accuracy) or an external crystal (1–25 MHz). At 72 MHz, the ARM Cortex-M3 core delivers 1.25 DMIPS/MHz performance, enabling fast signal processing and real-time control loops in applications such as motor commutation or sensor fusion.
How many ADC channels does the LPC1313FHN33,551 support, and what is their resolution?
The LPC1313FHN33,551 integrates a 10-bit successive approximation ADC with 8 input channels (AD0–AD7), multiplexed across GPIO pins PIO0_11, PIO1_0–PIO1_3, and PIO1_4–PIO1_11. Each channel supports programmable sampling time and burst mode operation. The ADC uses the VDD rail as reference, delivering effective resolution up to 9.5 bits under typical noise conditions - sufficient for precision temperature monitoring, light sensing, and power supply voltage supervision in white goods and alarm panels.
Is the LPC1313FHN33,551 pin-compatible with other members of the LPC1300 family in HVQFN33 package?
Yes, the LPC1313FHN33,551 shares identical pinout and package dimensions (HVQFN33, 7 × 7 × 0.85 mm) with LPC1311FHN33, LPC1342FHN33, and LPC1343FHN33. All share the same GPIO mapping, peripheral pin assignments, and power/ground pin locations. However, functional differences exist: USB pins (USB_DM/DP) are no-connect on LPC1313FHN33,551; some ADC and timer functions differ across variants. PCBs designed for any HVQFN33 variant can accommodate LPC1313FHN33,551 without layout change.
What debug interfaces are supported by the LPC1313FHN33,551?
The LPC1313FHN33,551 supports Serial Wire Debug (SWD) using SWDIO (PIO1_3) and SWCLK (PIO0_10), plus Serial Wire Trace (SWO) on PIO0_9 for real-time instruction trace. It does not support JTAG. SWD provides full read/write memory access, breakpoint setting, and register inspection with only two pins - minimizing PCB routing complexity and enabling in-circuit debugging even in space-constrained designs. The on-chip bootloader also supports UART-based ISP for production programming.
LPC1313FHN33,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC13xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1313FHN33,551 FAQ
1.How can I place an order for LPC1313FHN33,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1313FHN33,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1313FHN33,551 reliable?
The price and inventory of LPC1313FHN33,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1313FHN33,551 is usually 5 days.
3.What payment methods are accepted for LPC1313FHN33,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1313FHN33,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1313FHN33,551?
LPC1313FHN33,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1313FHN33,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1313FHN33,551?
For technical support, including LPC1313FHN33,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1313FHN33,551 requirements.
6.How does Aetrix verify that LPC1313FHN33,551 is sourced from the original manufacturer or authorized distributors?
All LPC1313FHN33,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1313FHN33,551 meets industry standards.
7.What is the process for return or replacement of LPC1313FHN33,551?
All LPC1313FHN33,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1313FHN33,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1313FHN33,551 part is unused and in its original packaging.
Return procedure for LPC1313FHN33,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1313FHN33,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

